aboutsummaryrefslogtreecommitdiff
path: root/drivers/clk/actions/Makefile
AgeCommit message (Collapse)AuthorFilesLines
2019-05-21treewide: Add SPDX license identifier - Makefile/KconfigThomas Gleixner1-0/+1
Add SPDX license identifiers to all Make/Kconfig files which: - Have no license information of any form These files fall under the project license, GPL v2 only. The resulting SPDX license identifier is: GPL-2.0-only Signed-off-by: Thomas Gleixner <[email protected]> Signed-off-by: Greg Kroah-Hartman <[email protected]>
2019-02-22clk: actions: Add clock driver for S500 SoCManivannan Sadhasivam1-0/+1
Add common clock driver for Actions Semi S500 SoC. Signed-off-by: Edgar Bernardi Righi <[email protected]> [Mani: cleaned up the driver] Signed-off-by: Manivannan Sadhasivam <[email protected]> Signed-off-by: Stephen Boyd <[email protected]>
2018-10-16clk: actions: Add Actions Semi Owl SoCs Reset Management Unit supportManivannan Sadhasivam1-0/+1
Add Reset Management Unit (RMU) support for Actions Semi Owl SoCs. Signed-off-by: Manivannan Sadhasivam <[email protected]> Signed-off-by: Stephen Boyd <[email protected]>
2018-07-25clk: actions: Add S700 SoC clock supportSaravanan Sekar1-0/+1
Add Actions Semi S700 SoC clock support Signed-off-by: Parthiban Nallathambi <[email protected]> Signed-off-by: Saravanan Sekar <[email protected]> Reviewed-by: Manivannan Sadhasivam <[email protected]> Signed-off-by: Stephen Boyd <[email protected]>
2018-04-06clk: actions: Add S900 SoC clock supportManivannan Sadhasivam1-0/+3
Add Actions Semi S900 SoC clock support. Signed-off-by: Manivannan Sadhasivam <[email protected]> Signed-off-by: Stephen Boyd <[email protected]>
2018-04-06clk: actions: Add pll clock supportManivannan Sadhasivam1-0/+1
Add support for Actions Semi PLL clock. Signed-off-by: Manivannan Sadhasivam <[email protected]> Signed-off-by: Stephen Boyd <[email protected]>
2018-04-06clk: actions: Add composite clock supportManivannan Sadhasivam1-0/+1
Add support for Actions Semi composite clock. This clock consists of gate, mux, divider, factor and fixed factor clocks. Signed-off-by: Manivannan Sadhasivam <[email protected]> Signed-off-by: Stephen Boyd <[email protected]>
2018-04-06clk: actions: Add factor clock supportManivannan Sadhasivam1-0/+1
Add support for Actions Semi factor clock together with helper functions to be used in composite clock. Signed-off-by: Manivannan Sadhasivam <[email protected]> Signed-off-by: Stephen Boyd <[email protected]>
2018-04-06clk: actions: Add divider clock supportManivannan Sadhasivam1-0/+1
Add support for Actions Semi divider clock together with helper functions to be used in composite clock. Signed-off-by: Manivannan Sadhasivam <[email protected]> Signed-off-by: Stephen Boyd <[email protected]>
2018-04-06clk: actions: Add mux clock supportManivannan Sadhasivam1-0/+1
Add support for Actions Semi mux clock together with helper functions to be used in composite clock. Signed-off-by: Manivannan Sadhasivam <[email protected]> Signed-off-by: Stephen Boyd <[email protected]>
2018-04-06clk: actions: Add gate clock supportManivannan Sadhasivam1-0/+1
Add support for Actions Semi gate clock together with helper functions to be used in composite clock. Signed-off-by: Manivannan Sadhasivam <[email protected]> Signed-off-by: Stephen Boyd <[email protected]>
2018-04-06clk: actions: Add common clock driver supportManivannan Sadhasivam1-0/+3
Add support for Actions Semi common clock driver with generic structures and interface functions. Signed-off-by: Manivannan Sadhasivam <[email protected]> Signed-off-by: Stephen Boyd <[email protected]>
Powered by cgit, Gruvboxed by Blaster4385.