aboutsummaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/stackcollapse.py
diff options
context:
space:
mode:
authorRichard Zhu <hongxing.zhu@nxp.com>2022-02-21 14:33:56 +0800
committerShawn Guo <shawnguo@kernel.org>2022-02-22 14:57:30 +0800
commit9baabac707a57c035a47b101e7a7af01340058d6 (patch)
treead1f6c63539a356877c7b239b6ad179fe8b44783 /tools/perf/scripts/python/stackcollapse.py
parent7b3c8ad088301765dda94f55e451f4fc8f122825 (diff)
ARM: dts: imx6qp-sabresd: Enable PCIe support
In the i.MX6QP sabresd board(sch-28857) design, one external oscillator is powered up by vgen3 and used as the PCIe reference clock source by the endpoint device. If RC uses this oscillator as reference clock too, PLL6(ENET PLL) would has to be in bypass mode, and ENET clocks would be messed up. To keep things simple, let RC use the internal PLL as reference clock and set vgen3 always on to enable the external oscillator for endpoint device on i.MX6QP sabresd board. NOTE: This reference clock setup is used to pass the GEN2 TX compliance tests, and isn't recommended as a setup in the end-user design. Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
Diffstat (limited to 'tools/perf/scripts/python/stackcollapse.py')
0 files changed, 0 insertions, 0 deletions