aboutsummaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/rockchip/rk3588-rock-5b-pcie-srns.dtso
blob: 1a0f1af65c43fea7fe64cc7f9222ccc65a4da3f6 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * DT-overlay to run the PCIe3_4L Dual Mode controller in Root Complex
 * mode in the SRNS (Separate Reference Clock No Spread) configuration.
 *
 * This device tree overlay is only needed (on the RC side) when running
 * a setup with two ROCK 5B:s, with one board running in RC mode and the
 * other board running in EP mode.
 */

/dts-v1/;
/plugin/;

&pcie30phy {
	rockchip,rx-common-refclk-mode = <0 0 0 0>;
};