aboutsummaryrefslogtreecommitdiff
path: root/scripts/dtc/include-prefixes/riscv
AgeCommit message (Collapse)AuthorFilesLines
2023-03-27dts: add riscv include prefix linkAndre Przywara1-0/+1
The Allwinner D1/D1s SoCs (with a RISC-V core) use an (almost?) identical die as their R528/T113-s siblings with ARM Cortex-A7 cores. To allow sharing the basic SoC .dtsi files across those two architectures as well, introduce a symlink to the RISC-V DT directory. Signed-off-by: Andre Przywara <[email protected]> Reviewed-by: Conor Dooley <[email protected]> Acked-by: Palmer Dabbelt <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Jernej Skrabec <[email protected]>