aboutsummaryrefslogtreecommitdiff
path: root/include/uapi/linux/pci_regs.h
AgeCommit message (Expand)AuthorFilesLines
2024-05-16Merge branch 'pci/doe'Bjorn Helgaas1-0/+1
2024-05-08PCI/CXL: Fail bus reset if upstream CXL Port has SBR maskedDave Jiang1-0/+5
2024-04-09PCI/DOE: Support discovery version 2Alexey Kardashevskiy1-0/+1
2023-10-28Merge branch 'pci/field-get'Bjorn Helgaas1-5/+16
2023-10-28Merge branch 'pci/enumeration'Bjorn Helgaas1-0/+1
2023-10-24PCI/PME: Use FIELD_GET()Bjorn Helgaas1-0/+1
2023-10-24PCI/ATS: Use FIELD_GET()Bjorn Helgaas1-0/+1
2023-10-24PCI/ATS: Show PASID Capability register width in bitmasksBjorn Helgaas1-5/+5
2023-10-24PCI/DPC: Use defines with DPC reason fieldsIlpo Järvinen1-0/+6
2023-10-24PCI/DPC: Use FIELD_GET()Bjorn Helgaas1-0/+1
2023-10-24PCI: dwc: Use FIELD_GET/PREP()Ilpo Järvinen1-0/+2
2023-10-10PCI: Add PCI_L1SS_CTL2 fieldsIlpo Järvinen1-0/+2
2023-10-03PCI: Add PCI_HEADER_TYPE_MFD definitionIlpo Järvinen1-0/+1
2023-05-31PCI: Add PCI_EXT_CAP_ID_PL_32GT defineBen Dooks1-0/+1
2023-02-14cxl: add RAS status unmasking for CXLDave Jiang1-0/+1
2022-12-14Merge tag 'pci-v6.2-changes' of git://git.kernel.org/pub/scm/linux/kernel/git...Linus Torvalds1-0/+1
2022-11-14cxl/doe: Request exclusive DOE accessIra Weiny1-0/+1
2022-10-27PCI: Add PCI_PTM_CAP_RES macroVidya Sagar1-0/+1
2022-07-19PCI/DOE: Add DOE mailbox support functionsJonathan Cameron1-1/+28
2022-04-25PCI: Add PCI_EXP_SLTCTL_ASPL_DISABLE macroPali Rohár1-0/+1
2022-01-16Merge tag 'pci-v5.17-changes' of git://git.kernel.org/pub/scm/linux/kernel/gi...Linus Torvalds1-69/+69
2021-12-22PCI: Add #defines for accessing PCIe DVSEC fieldsDavid E. Box1-0/+4
2021-12-15PCI: Change capability register offsets to hexBaruch Siach1-69/+69
2021-10-07PCI: Add PCI_EXP_DEVCTL_PAYLOAD_* macrosPali Rohár1-0/+6
2020-12-15Merge tag 'pci-v5.11-changes' of git://git.kernel.org/pub/scm/linux/kernel/gi...Linus Torvalds1-0/+11
2020-12-15Merge branch 'pci/err'Bjorn Helgaas1-0/+7
2020-12-04PCI/ERR: Bind RCEC devices to the Root Port driverQiuxu Zhuo1-0/+7
2020-11-20PCI: Decode PCIe 64 GT/s link speedGustavo Pimentel1-0/+4
2020-11-04PCI: Add defines for Designated Vendor-Specific Extended CapabilityDavid E. Box1-0/+5
2020-10-21Merge branch 'remotes/lorenzo/pci/dwc'Bjorn Helgaas1-0/+1
2020-10-21Merge branch 'pci/pm'Bjorn Helgaas1-1/+1
2020-10-16PCI/ASPM: Remove struct pcie_link_state.l1ssSaheed O. Bolarinwa1-0/+1
2020-10-16PCI/ASPM: Remove struct aspm_register_info.supportSaheed O. Bolarinwa1-0/+2
2020-09-29PCI/PM: Rename pci_dev.d3_delay to d3hot_delayKrzysztof Wilczyński1-1/+1
2020-09-07PCI: designware-ep: Fix the Header Type checkHou Zhiqiang1-0/+1
2020-02-20PCI: pciehp: Disable in-band presence detect when possibleAlexandru Gagniuc1-0/+2
2020-01-09PCI: dwc: intel: PCIe RC controller driverDilip Kota1-0/+1
2019-11-28Merge branch 'pci/resource'Bjorn Helgaas1-0/+1
2019-11-21PCI: Add #defines for Enter Compliance, Transmit MarginBjorn Helgaas1-0/+2
2019-10-14PCI: Add PCI_STD_NUM_BARS for the number of standard BARsDenis Efremov1-0/+1
2019-09-23Merge branch 'lorenzo/pci/tegra'Bjorn Helgaas1-1/+13
2019-09-05PCI: pciehp: Remove pciehp_set_attention_status()Denis Efremov1-0/+1
2019-08-13PCI: Add #defines for some of PCIe spec r4.0 featuresVidya Sagar1-1/+13
2019-06-13PCI: Decode PCIe 32 GT/s link speedGustavo Pimentel1-0/+4
2019-05-13Merge branch 'pci/trivial'Bjorn Helgaas1-67/+65
2019-04-17PCI: Assign bus numbers present in EA capability for bridgesSubbaraya Sundeep1-0/+6
2019-03-22PCI: Cleanup register definition width and whitespaceBjorn Helgaas1-67/+65
2019-02-26PCI/ATS: Add pci_ats_page_aligned() interfaceKuppuswamy Sathyanarayanan1-0/+1
2019-02-26PCI/ATS: Add pci_prg_resp_pasid_required() interface.Kuppuswamy Sathyanarayanan1-0/+1
2018-09-28PCI: Add support for Immediate ReadinessFelipe Balbi1-0/+1
Powered by cgit, Gruvboxed by Blaster4385.