aboutsummaryrefslogtreecommitdiff
path: root/drivers/peci/Makefile
AgeCommit message (Collapse)AuthorFilesLines
2022-02-09peci: Add peci-cpu driverIwona Winiarska1-0/+2
PECI is an interface that may be used by different types of devices. Add a peci-cpu driver compatible with Intel processors. The driver is responsible for handling auxiliary devices that can subsequently be used by other drivers (e.g. hwmons). Reviewed-by: Pierre-Louis Bossart <[email protected]> Acked-by: Joel Stanley <[email protected]> Signed-off-by: Iwona Winiarska <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Greg Kroah-Hartman <[email protected]>
2022-02-09peci: Add sysfs interface for PECI busIwona Winiarska1-1/+1
PECI devices may not be discoverable at the time when PECI controller is being added (e.g. BMC can boot up when the Host system is still in S5). Since we currently don't have the capabilities to figure out the Host system state inside the PECI subsystem itself, we have to rely on userspace to do it for us. In the future, PECI subsystem may be expanded with mechanisms that allow us to avoid depending on userspace interaction (e.g. CPU presence could be detected using GPIO, and the information on whether it's discoverable could be obtained over IPMI). Unfortunately, those methods may ultimately not be available (support will vary from platform to platform), which means that we still need platform independent method triggered by userspace. Acked-by: Joel Stanley <[email protected]> Signed-off-by: Iwona Winiarska <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Greg Kroah-Hartman <[email protected]>
2022-02-09peci: Add device detectionIwona Winiarska1-1/+1
Since PECI devices are discoverable, we can dynamically detect devices that are actually available in the system. This change complements the earlier implementation by rescanning PECI bus to detect available devices. For this purpose, it also introduces the minimal API for PECI requests. Reviewed-by: Pierre-Louis Bossart <[email protected]> Acked-by: Joel Stanley <[email protected]> Signed-off-by: Iwona Winiarska <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Greg Kroah-Hartman <[email protected]>
2022-02-09peci: Add peci-aspeed controller driverJae Hyun Yoo1-0/+3
ASPEED AST24xx/AST25xx/AST26xx SoCs support the PECI electrical interface (a.k.a PECI wire) that provides a communication channel with Intel processors. This driver allows BMC to discover devices connected to it and communicate with them using PECI protocol. Co-developed-by: Iwona Winiarska <[email protected]> Reviewed-by: Pierre-Louis Bossart <[email protected]> Reviewed-by: Joel Stanley <[email protected]> Acked-by: Joel Stanley <[email protected]> Signed-off-by: Jae Hyun Yoo <[email protected]> Signed-off-by: Iwona Winiarska <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Greg Kroah-Hartman <[email protected]>
2022-02-09peci: Add core infrastructureIwona Winiarska1-0/+5
Intel processors provide access for various services designed to support processor and DRAM thermal management, platform manageability and processor interface tuning and diagnostics. Those services are available via the Platform Environment Control Interface (PECI) that provides a communication channel between the processor and the Baseboard Management Controller (BMC) or other platform management device. This change introduces PECI subsystem by adding the initial core module and API for controller drivers. Co-developed-by: Jason M Bills <[email protected]> Co-developed-by: Jae Hyun Yoo <[email protected]> Reviewed-by: Pierre-Louis Bossart <[email protected]> Acked-by: Joel Stanley <[email protected]> Signed-off-by: Jason M Bills <[email protected]> Signed-off-by: Jae Hyun Yoo <[email protected]> Signed-off-by: Iwona Winiarska <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Greg Kroah-Hartman <[email protected]>