index
:
blaster4385/linux-IllusionX
main
v6.12.1
v6.12.10
v6.13
Linux kernel with personal config changes for arch linux
Blaster4385
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
mtd
/
spi-nor
/
core.h
Age
Commit message (
Expand
)
Author
Files
Lines
2022-02-25
mtd: spi-nor: renumber flags
Michael Walle
1
-14
/
+14
2022-02-25
mtd: spi-nor: spansion: convert USE_CLSR to a manufacturer flag
Michael Walle
1
-3
/
+0
2022-02-25
mtd: spi-nor: micron-st: convert USE_FSR to a manufacturer flag
Michael Walle
1
-3
/
+0
2022-02-25
mtd: spi-nor: move all xilinx specifics into xilinx.c
Michael Walle
1
-18
/
+0
2022-02-25
mtd: spi-nor: guard _page_size parameter in S3AN_INFO()
Michael Walle
1
-2
/
+2
2022-02-25
mtd: spi-nor: export more functions to be used in vendor modules
Michael Walle
1
-0
/
+6
2022-02-25
mtd: spi-nor: allow a flash to define its own ready() function
Michael Walle
1
-0
/
+4
2022-02-25
mtd: spi-nor: slightly refactor the spi_nor_setup()
Michael Walle
1
-4
/
+4
2021-12-07
mtd: spi-nor: Rework the flash_info flags
Tudor Ambarus
1
-84
/
+120
2021-12-07
mtd: spi-nor: core: Introduce flash_info mfr_flags
Tudor Ambarus
1
-1
/
+9
2021-12-07
mtd: spi-nor: Introduce spi_nor_set_mtd_info()
Tudor Ambarus
1
-2
/
+2
2021-11-17
mtd: spi-nor: core: Introduce the late_init() hook
Tudor Ambarus
1
-0
/
+4
2021-11-17
mtd: spi-nor: core: Use container_of to get the pointer to struct spi_nor
Tudor Ambarus
1
-2
/
+2
2021-11-17
mtd: spi-nor: core: Fix spi_nor_flash_parameter otp description
Tudor Ambarus
1
-2
/
+1
2021-06-15
mtd: spi-nor: add initial sysfs support
Michael Walle
1
-0
/
+2
2021-06-15
mtd: spi-nor: sfdp: save a copy of the SFDP data
Michael Walle
1
-0
/
+10
2021-06-09
mtd: spi-nor: otp: implement erase for Winbond and similar flashes
Michael Walle
1
-0
/
+4
2021-04-16
mtd: core: Constify buf in mtd_write_user_prot_reg()
Tudor Ambarus
1
-2
/
+4
2021-04-02
mtd: spi-nor: implement OTP support for Winbond and similar flashes
Michael Walle
1
-0
/
+6
2021-04-02
mtd: spi-nor: add OTP support
Michael Walle
1
-0
/
+53
2021-03-31
mtd: spi-nor: Move Software Write Protection logic out of the core
Tudor Ambarus
1
-0
/
+4
2021-03-15
mtd: spi-nor: Get rid of duplicated argument in spi_nor_parse_sfdp()
Tudor Ambarus
1
-4
/
+2
2021-02-05
mtd: spi-nor: sst: Add support for Global Unlock on sst26vf
Tudor Ambarus
1
-0
/
+1
2021-02-05
mtd: spi-nor: Add Global Block Unlock command
Tudor Ambarus
1
-0
/
+1
2020-12-07
mtd: spi-nor: keep lock bits if they are non-volatile
Michael Walle
1
-0
/
+8
2020-12-07
mtd: spi-nor: atmel: fix unlock_all() for AT25FS010/040
Michael Walle
1
-0
/
+1
2020-12-07
mtd: spi-nor: core: Allow flashes to specify MTD writesize
Pratyush Yadav
1
-0
/
+3
2020-11-09
mtd: spi-nor: sfdp: detect Soft Reset sequence support from BFPT
Pratyush Yadav
1
-0
/
+1
2020-11-09
mtd: spi-nor: core: enable octal DTR mode when possible
Pratyush Yadav
1
-0
/
+2
2020-11-09
mtd: spi-nor: Introduce SNOR_F_IO_MODE_EN_VOLATILE
Tudor Ambarus
1
-0
/
+6
2020-11-09
mtd: spi-nor: sfdp: parse xSPI Profile 1.0 table
Pratyush Yadav
1
-0
/
+10
2020-11-09
mtd: spi-nor: add support for DTR protocol
Pratyush Yadav
1
-0
/
+7
2020-09-14
Revert "mtd: spi-nor: Add capability to disable flash quad mode"
Yicong Yang
1
-5
/
+5
2020-07-13
mtd: spi-nor: Add capability to disable flash quad mode
Yicong Yang
1
-5
/
+5
2020-03-24
mtd: spi-nor: Add SR 4bit block protection support
Jungseung Lee
1
-0
/
+10
2020-03-17
mtd: spi-nor: Trim what is exposed in spi-nor.h
Tudor Ambarus
1
-0
/
+214
2020-03-17
mtd: spi-nor: Move XMC bits out of core.c
Boris Brezillon
1
-0
/
+1
2020-03-17
mtd: spi-nor: Move Xilinx bits out of core.c
Boris Brezillon
1
-11
/
+2
2020-03-17
mtd: spi-nor: Move Catalyst bits out of core.c
Boris Brezillon
1
-0
/
+1
2020-03-17
mtd: spi-nor: Move Winbond bits out of core.c
Boris Brezillon
1
-0
/
+1
2020-03-17
mtd: spi-nor: Move SST bits out of core.c
Boris Brezillon
1
-0
/
+1
2020-03-17
mtd: spi-nor: Move Spansion bits out of core.c
Boris Brezillon
1
-0
/
+1
2020-03-17
mtd: spi-nor: Move Micron/ST bits out of core.c
Boris Brezillon
1
-0
/
+2
2020-03-17
mtd: spi-nor: Move Macronix bits out of core.c
Boris Brezillon
1
-0
/
+1
2020-03-17
mtd: spi-nor: Move ISSI bits out of core.c
Boris Brezillon
1
-0
/
+1
2020-03-17
mtd: spi-nor: Move Intel bits out of core.c
Boris Brezillon
1
-0
/
+1
2020-03-17
mtd: spi-nor: Move GigaDevice bits out of core.c
Boris Brezillon
1
-0
/
+1
2020-03-17
mtd: spi-nor: Move Fujitsu bits out of core.c
Boris Brezillon
1
-0
/
+1
2020-03-17
mtd: spi-nor: Move Everspin bits out of core.c
Boris Brezillon
1
-0
/
+1
2020-03-17
mtd: spi-nor: Move ESMT bits out of core.c
Boris Brezillon
1
-0
/
+1
[next]