aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu/drm
AgeCommit message (Expand)AuthorFilesLines
2023-05-16drm/i915/irq: split out hotplug irq handlingJani Nikula8-1443/+1496
2023-05-16drm/i915/irq: convert gen8_de_irq_handler() to voidJani Nikula1-11/+1
2023-05-15drm/i915/display: add i915 parameter to I915_STATE_WARN()Jani Nikula14-78/+99
2023-05-15drm/i915/display: remove I915_STATE_WARN_ON()Jani Nikula1-9/+6
2023-05-15drm/i915/crtc: replace I915_STATE_WARN_ON() with I915_STATE_WARN()Jani Nikula1-1/+3
2023-05-15drm/i915/dpll: drop a useless I915_STATE_WARN_ON()Jani Nikula1-2/+0
2023-05-15drm/i915/mtl: Add handling for MTL ccs modifiersJuha-Pekka Heikkila2-3/+61
2023-05-15drm/i915/bios: add helper for reading SPIJani Nikula1-11/+12
2023-05-15drm/i915/hdcp: Check if media_gt existsSuraj Kandpal1-4/+6
2023-05-12drm/i915/gt: drop dependency on VLV_DISPLAY_BASEJani Nikula1-2/+3
2023-05-11drm/i915/irq: relocate gmbus and dp aux irq handlersJani Nikula5-24/+31
2023-05-11drm/i915: Nuke intel_bios_is_port_dp_dual_mode()Ville Syrjälä3-15/+7
2023-05-11drm/i915: Flip VBT DDC pin maps aroundVille Syrjälä1-34/+36
2023-05-11drm/i915: Split map_aux_ch() into per-platform arraysVille Syrjälä1-73/+71
2023-05-11drm/i915: Use REG_BIT() & co. for AUX CH registersVille Syrjälä3-55/+52
2023-05-11drm/i915: Define more PS_CTRL bitsVille Syrjälä1-0/+11
2023-05-11drm/i915/hdcp: drop display/ prefix from includeJani Nikula1-1/+1
2023-05-09drm/i915: taint kernel when force probing unsupported devicesJani Nikula2-5/+13
2023-05-08drm/i915: Fix wrong condition in bxt_set_cdclk for DG2Stanislav Lisovskiy1-2/+2
2023-05-05drm/i915: Pick one HDMI port for infoframe/audio transmission on g4xVille Syrjälä3-3/+129
2023-05-05drm/i915: Move has_hdmi_sink out from intel_hdmi_compute_config()Ville Syrjälä4-4/+19
2023-05-05drm/i915/dp: Rearrange check for illegal mode and comments in mode_validAnkit Nautiyal1-7/+7
2023-05-05drm/i915/dp: Add helper to get sink_formatAnkit Nautiyal1-15/+15
2023-05-05drm/i915/display: Use sink_format instead of ycbcr420_output flagAnkit Nautiyal3-36/+45
2023-05-05drm/i915/dp: Configure PCON for conversion of output_format to YCbCr444Ankit Nautiyal1-0/+11
2023-05-05drm/i915/dp: Replace intel_dp.dfp members with the new crtc_state sink_formatAnkit Nautiyal2-53/+119
2023-05-05drm/i915/display: Add new member to configure PCON color conversionAnkit Nautiyal13-22/+67
2023-05-05drm/i915/dp: prevent potential div-by-zeroNikita Zhandarovich1-0/+5
2023-05-05drm/i915: Fix NULL ptr deref by checking new_crtc_stateStanislav Lisovskiy1-2/+2
2023-05-05drm/i915: Communicate display power demands to pcodeStanislav Lisovskiy2-12/+160
2023-05-04drm/i915: Use REG_BIT() & co. for pipe scaler registersVille Syrjälä1-45/+53
2023-05-04drm/i915: Define bitmasks for skl+ scaler window pos/sizeVille Syrjälä2-6/+16
2023-05-04drm/i915: s/PS_COEE_INDEX_AUTO_INC/PS_COEF_INDEX_AUTO_INC/Ville Syrjälä2-2/+2
2023-05-04drm/i915: Rename skl+ scaler binding bitsVille Syrjälä3-11/+12
2023-05-04drm/i915: Remove dead scaler register definesVille Syrjälä1-12/+0
2023-05-04drm/i915: Define bitmasks for ilk pfit window pos/sizeVille Syrjälä2-4/+16
2023-05-02drm/i915/display/dp: 128/132b LT requirementArun R Murthy1-18/+39
2023-04-28drm/i915/mtl: Enable TC portsMika Kahola1-1/+4
2023-04-28drm/i915/mtl: Pin assignment for TypeCAnusha Srivatsa1-0/+28
2023-04-28drm/i915/mtl: TypeC HPD live status queryImre Deak1-1/+29
2023-04-28drm/i915/mtl: Power up TCSSMika Kahola5-9/+216
2023-04-28drm/i915/mtl: Define mask for DDI AUX interruptsGustavo Sousa1-1/+4
2023-04-28drm/i915/mtl: Readout Thunderbolt HW stateMika Kahola3-2/+32
2023-04-28drm/i915/mtl: Enabling/disabling sequence Thunderbolt pllMika Kahola3-8/+138
2023-04-28drm/i915/mtl: For DP2.0 10G and 20G rates use MPLLAMika Kahola1-2/+5
2023-04-28drm/i915/mtl: Add voltage swing sequence for C20Mika Kahola2-2/+55
2023-04-28drm/i915/mtl: C20 port clock calculationMika Kahola5-2/+54
2023-04-28drm/i915/mtl: Dump C20 pll hw stateMika Kahola3-0/+23
2023-04-28drm/i915/mtl: C20 HW readoutMika Kahola7-20/+630
2023-04-28drm/i915/mtl: C20 PLL programmingMika Kahola5-42/+309
Powered by cgit, Gruvboxed by Blaster4385.