aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/xe/xe_guc_ads.c
AgeCommit message (Expand)AuthorFilesLines
2024-02-20drm/xe/guc: Allocate GuC data structures in system memory for initial loadMichał Winiarski1-1/+1
2023-12-21drm/xe: Rename info.supports_* to info.has_*Lucas De Marchi1-2/+2
2023-12-21drm/xe: Enable Fixed CCS mode settingNiranjana Vishwanathapura1-0/+3
2023-12-21drm/xe: Add a helper for DRM device-lifetime BO createMichał Winiarski1-17/+3
2023-12-21drm/xe/mocs: MOCS registers are multicast on Xe_HP and beyondMatt Roper1-1/+1
2023-12-21drm/xe: Use Xe assert macros instead of XE_WARN_ON macroFrancois Dugast1-10/+12
2023-12-21drm/xe: base definitions for the GSCCSDaniele Ceraolo Spurio1-6/+2
2023-12-21drm/xe: Rename engine to exec_queueFrancois Dugast1-1/+1
2023-12-21drm/xe: Prefer WARN() over BUG() to avoid crashing the kernelFrancois Dugast1-7/+7
2023-12-21drm/xe: Cleanup style warningsFrancois Dugast1-1/+1
2023-12-19drm/xe: Memory allocations are tile-based, not GT-basedMatt Roper1-2/+3
2023-12-19drm/xe: Rename reg field to addrLucas De Marchi1-1/+1
2023-12-19drm/xe/mmio: Use struct xe_regLucas De Marchi1-2/+1
2023-12-19drm/xe/guc: Handle RCU_MODE as masked from definitionLucas De Marchi1-19/+12
2023-12-19drm/xe: Plumb xe_reg into WAs, rtp, etcLucas De Marchi1-1/+1
2023-12-19drm/xe: Drop gen afixes from registersLucas De Marchi1-5/+6
2023-12-19drm/xe/guc: Convert GuC registers to REG_FIELD/REG_BITLucas De Marchi1-2/+1
2023-12-19drm/xe/guc: Move GuC registers to regs/Lucas De Marchi1-1/+1
2023-12-19drm/xe/guc: Handle regset overflow check for entire GTMatt Roper1-2/+5
2023-12-19drm/xe/mocs: LNCF MOCS settings only need to be restored on pre-Xe_HPMatt Roper1-4/+16
2023-12-19drm/xe: Remove dependency on intel_gt_regs.hLucas De Marchi1-3/+1
2023-12-19drm/xe: Remove dependency on intel_engine_regs.hLucas De Marchi1-1/+2
2023-12-19drm/xe: Sort includesLucas De Marchi1-2/+4
2023-12-12drm/xe: Introduce a new DRM driver for Intel GPUsMatthew Brost1-0/+676
Powered by cgit, Gruvboxed by Blaster4385.