aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915
AgeCommit message (Expand)AuthorFilesLines
2024-06-07drm/i915: pass dev_priv explicitly to SWF0Jani Nikula2-5/+9
2024-06-07drm/i915: pass dev_priv explicitly to CHV_CANVASJani Nikula2-2/+2
2024-06-07drm/i915: pass dev_priv explicitly to CHV_BLENDJani Nikula2-2/+3
2024-06-07drm/i915: pass dev_priv explicitly to PIPE_FLIPCOUNT_G4XJani Nikula4-8/+8
2024-06-07drm/i915: pass dev_priv explicitly to PIPE_FRMCOUNT_G4XJani Nikula4-7/+7
2024-06-07drm/i915: pass dev_priv explicitly to DSPFW3Jani Nikula3-14/+17
2024-06-07drm/i915: pass dev_priv explicitly to DSPFW2Jani Nikula2-7/+8
2024-06-07drm/i915: pass dev_priv explicitly to DSPFW1Jani Nikula2-13/+14
2024-06-07drm/i915: pass dev_priv explicitly to DSPARBJani Nikula3-13/+17
2024-06-07drm/i915: pass dev_priv explicitly to ICL_PIPESTATUSJani Nikula2-4/+7
2024-06-07drm/i915: pass dev_priv explicitly to PIPE_ARB_CTLJani Nikula2-2/+2
2024-06-07drm/i915: pass dev_priv explicitly to PIPESTATJani Nikula4-11/+12
2024-06-07drm/i915: pass dev_priv explicitly to PIPEFRAMEPIXELJani Nikula2-3/+3
2024-06-07drm/i915: pass dev_priv explicitly to PIPEFRAMEJani Nikula2-2/+3
2024-06-07drm/i915: pass dev_priv explicitly to PIPEDSLJani Nikula5-12/+14
2024-06-07drm/i915: pass dev_priv explicitly to TRANSCONFJani Nikula12-59/+76
2024-06-07drm/i915: pass dev_priv explicitly to PFIT_AUTO_RATIOSJani Nikula2-2/+3
2024-06-07drm/i915: pass dev_priv explicitly to PFIT_PGM_RATIOSJani Nikula3-5/+6
2024-06-07drm/i915: pass dev_priv explicitly to PFIT_CONTROLJani Nikula4-8/+9
2024-06-07drm/i915: pass dev_priv explicitly to PORT_HOTPLUG_STATJani Nikula6-10/+15
2024-06-07drm/i915: pass dev_priv explicitly to PORT_HOTPLUG_ENJani Nikula3-3/+4
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_MULTJani Nikula3-6/+6
2024-06-07drm/i915: pass dev_priv explicitly to PIPESRCJani Nikula5-11/+11
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_VSYNCSHIFTJani Nikula5-8/+10
2024-06-07drm/i915: pass dev_priv explicitly to BCLRPATJani Nikula4-10/+12
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_VSYNCJani Nikula6-11/+13
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_VBLANKJani Nikula6-14/+20
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_VTOTALJani Nikula7-14/+15
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_HSYNCJani Nikula5-10/+11
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_HBLANKJani Nikula4-9/+10
2024-06-07drm/i915: pass dev_priv explicitly to TRANS_HTOTALJani Nikula6-11/+11
2024-06-07drm/i915: pass dev_priv explicitly to DPLL_MDJani Nikula2-8/+12
2024-06-07drm/i915: pass dev_priv explicitly to DPLLJani Nikula7-40/+43
2024-06-07drm/i915/overlay: convert intel_overlay_print_error_state() to drm_printerJani Nikula3-10/+9
2024-06-07drm/i915/dmc: convert intel_dmc_print_error_state() to drm_printerJani Nikula3-12/+12
2024-06-06drm/i915/guc: Enable w/a 16021333562 for DG2, MTL and ARLJohn Harrison2-12/+21
2024-06-06drm/i915: Don't use __func__ as prefix for drm_dbg_printerMichal Wajdeczko2-2/+2
2024-06-06drm/i915: Reduce DDI clock gating printk level from NOTICE to DEBUGVille Syrjälä1-3/+3
2024-06-06drm/i915/display: include xe_bo.h, gem_object_types etc. where neededJani Nikula4-0/+4
2024-06-06drm/i915/display: include intel_step.h where neededJani Nikula1-0/+1
2024-06-06drm/i915/display: include intel_uncore.h where neededJani Nikula1-0/+1
2024-06-06drm/i915/display: include i915_gpu_error.h where neededJani Nikula1-0/+1
2024-06-06drm/i915/display: include gt/intel_gt_types.h where neededJani Nikula1-0/+1
2024-06-06drm/i915/display: include gem/i915_gem_stolen.h where neededJani Nikula1-0/+1
2024-06-06drm/i915/gt: Delete the live_hearbeat_fast selftestNiemiec, Krzysztof1-110/+0
2024-06-06drm/i915: Increase FLR timeout from 3s to 9sAndi Shyti1-1/+8
2024-06-05drm/i915: drop redundant W=1 warnings from MakefileJani Nikula1-24/+1
2024-06-05drm/i915: Protect CRC reg macro arguments for consistencyVille Syrjälä1-13/+13
2024-06-05drm/i915: Define the PIPE_CRC_EXP registersVille Syrjälä1-0/+47
2024-06-05drm/i915: Document which platforms have which CRC registersVille Syrjälä1-2/+7
Powered by cgit, Gruvboxed by Blaster4385.