aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/selftests/i915_gem_coherency.c
AgeCommit message (Expand)AuthorFilesLines
2018-07-06drm/i915/selftests: Provide full mb() around clflushChris Wilson1-3/+18
2018-07-06drm/i915: Start returning an error from i915_vma_move_to_active()Chris Wilson1-2/+2
2018-07-06drm/i915: Refactor export_fence() after i915_vma_move_to_active()Chris Wilson1-4/+0
2018-07-06drm/i915/selftests: Replace magic 1<<22 with MI_USE_GGTT/MI_MEM_VIRTUALChris Wilson1-2/+2
2018-07-06drm/i915/selftests: Skip using the GPU if wedgedChris Wilson1-1/+9
2018-06-14drm/i915: Make closing request flush mandatoryChris Wilson1-2/+2
2018-02-21drm/i915: Rename drm_i915_gem_request to i915_requestChris Wilson1-4/+4
2017-11-15drm/i915/selftests: Markup __iomem for igt_gem_coherencyChris Wilson1-8/+8
2017-08-18drm/i915: Don't use MI_STORE_DWORD_IMM on Sandybridge/vcsChris Wilson1-1/+1
2017-04-12drm/i915: Treat WC a separate cache domainChris Wilson1-8/+2
2017-04-12drm/i915: Combine write_domain flushes to a single functionChris Wilson1-2/+2
2017-02-14drm/i915: Silence compiler warning for seltests/i915_gem_coherencyChris Wilson1-1/+1
2017-02-14drm/i915: Emit to ringbuffer directlyTvrtko Ursulin1-16/+17
2017-02-13drm/i915: Test coherency of and barriers between cache domainsChris Wilson1-0/+384
Powered by cgit, Gruvboxed by Blaster4385.