aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_ringbuffer.c
AgeCommit message (Expand)AuthorFilesLines
2012-04-11drm/i915/ringbuffer: Exclude last 2 cachlines of ring on 845gChris Wilson1-1/+1
2012-04-01drm/i915: apply CS reg readback trick against missed IRQ on snbDaniel Vetter1-1/+1
2012-03-15drm: Merge tag 'v3.3-rc7' into drm-core-nextDave Airlie1-13/+1
2012-02-27drm/i915: Remove use of the autoreported ringbuffer HEAD positionChris Wilson1-13/+1
2012-02-15drm/i915: Record the tail at each request and use it to estimate the headChris Wilson1-0/+83
2012-02-13drm/i915: enable forcewake voodoo also for gen6Daniel Vetter1-4/+2
2012-02-13drm/i915: fixup seqno allocation logic for lazy_requestDaniel Vetter1-20/+4
2012-02-10Merge remote-tracking branch 'airlied/drm-fixes' into drm-intel-next-queuedDaniel Vetter1-16/+25
2012-01-29drm/i915/ringbuffer: kill snb blt workaroundDaniel Vetter1-79/+2
2012-01-29drm/i915: switch ring->id to be a real idDaniel Vetter1-7/+7
2012-01-25drm/i915: Remove the MI_FLUSH_ENABLE setting.Eric Anholt1-2/+0
2012-01-20Revert "drm/i915: Work around gen7 BLT ring synchronization issues."Keith Packard1-14/+0
2012-01-19drm/i915: paper over missed irq issues with force wake voodooDaniel Vetter1-2/+25
2012-01-03drm/i915: don't bail out of intel_wait_ring_buffer too earlyDaniel Vetter1-1/+10
2012-01-03drm/i915: Work around gen7 BLT ring synchronization issues.Eric Anholt1-0/+14
2012-01-03drm/i915: Force sync command ordering (Gen6+)Ben Widawsky1-0/+5
2011-10-20drm/i915: Use PIPE_CONTROL for flushing on gen6+.Jesse Barnes1-12/+124
2011-10-20drm/i915: Rename PIPE_CONTROL bit defines to be less terse.Kenneth Graunke1-2/+4
2011-10-20drm/i915: Remove implied length of 2 from GFX_OP_PIPE_CONTROL #define.Kenneth Graunke1-4/+4
2011-09-21drm/i915: Dumb down the semaphore logicBen Widawsky1-43/+106
2011-09-19Drivers: i915: Fix all space related issues.Akshay Joshi1-38/+38
2011-08-19drm/i915: set GFX_MODE to pre-Ivybridge default value even on IvybridgeJesse Barnes1-0/+4
2011-07-22Merge branch 'drm-intel-fixes' into drm-intel-nextKeith Packard1-0/+3
2011-07-22drm/i915: Initialize RCS ring status page address in intel_render_ring_init_driKeith Packard1-0/+3
2011-06-09drm/i915: Add an interface to dynamically change the cache levelChris Wilson1-2/+4
2011-05-16drm/i915: clean up unused ring_get_irq/ring_put_irq functionsFeng, Boqun1-29/+0
2011-05-16drm/i915: fix user irq miss in BSD ring on g4xFeng, Boqun1-2/+27
2011-05-13drm/i915: Update the location of the ringbuffers' HWS_PGA registers for IVB.Eric Anholt1-3/+24
2011-05-13drm/i915: ring support for Ivy BridgeJesse Barnes1-3/+3
2011-05-10drm/i915: Rename agp_type to cache_levelChris Wilson1-2/+2
2011-05-10drm/1915: ringbuffer wait for idle functionBen Widawsky1-1/+1
2011-05-10drm/i915: Move the irq wait queue initialisation into the ring initChris Wilson1-0/+1
2011-03-23drm/i915: Restore missing command flush before interrupt on BLT ringChris Wilson1-60/+49
2011-02-16Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson1-10/+16
2011-02-07drm/i915: Refine tracepointsChris Wilson1-18/+3
2011-02-02drm/i915: Invalidate TLB caches on SNB BLT/BSD ringsChris Wilson1-10/+16
2011-01-27drm/i915: Defer reporting EIO until we try to use the GPUChris Wilson1-0/+4
2011-01-25drm/i915: Silence a few -Wunused-but-set-variableChris Wilson1-0/+4
2011-01-24Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson1-16/+66
2011-01-20drm/i915/ringbuffer: Fix use of stale HEAD position whilst polling for spaceChris Wilson1-16/+24
2011-01-20drm/i915/ringbuffer: Kill an annoyingly frequent debug messageChris Wilson1-1/+0
2011-01-20drm/i915: Initialise ring vfuncs for old DRI pathsChris Wilson1-0/+42
2011-01-11drm/i915: Make the ring IMR handling privateChris Wilson1-12/+14
2011-01-11drm/i915/ringbuffer: Simplify the ring irq refcountingChris Wilson1-38/+24
2011-01-11drm/i915: Mask USER interrupts on gen6 (until required)Chris Wilson1-11/+109
2011-01-11drm/i915: Handle ringbuffer stalls when flushingChris Wilson1-33/+53
2011-01-11drm/i915: Workaround erratum on i830 for TAIL pointer within last 2 cachelinesChris Wilson1-3/+10
2010-12-15Revert "drm/i915: Avoid using PIPE_CONTROL on Ironlake"Chris Wilson1-2/+160
2010-12-14drm/i915/ringbuffer: Make IRQ refcnting atomicChris Wilson1-19/+25
2010-12-09Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson1-11/+8
Powered by cgit, Gruvboxed by Blaster4385.