aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_audio.c
AgeCommit message (Expand)AuthorFilesLines
2023-01-25drm/i915/audio: Clean up the PCH type checksVille Syrjälä1-10/+9
2023-01-25drm/i915/audio: s/ilk/ibx/Ville Syrjälä1-14/+14
2023-01-25drm/i915/audio: Hardware ELD readoutVille Syrjälä1-0/+56
2023-01-25drm/i915/audio: Don't enable audio with bogus ELDVille Syrjälä1-1/+3
2023-01-25drm/i915/audio: Precompute the ELDVille Syrjälä1-19/+31
2023-01-25drm/i915/audio: Introduce a struct for the acomp audio stateVille Syrjälä1-48/+58
2023-01-25drm/i915/audio: Don't program the hardware ELD buffer on hsw+Ville Syrjälä1-33/+4
2023-01-25drm/i915/audio: Don't program the hardware ELD buffer on ilk+Ville Syrjälä1-35/+4
2022-11-22drm/i915: Enable SDP split for DP2.0Vinod Govindapillai1-0/+11
2022-11-17drm/i915/audio: Realign some function argumentsVille Syrjälä1-6/+6
2022-11-17drm/i915/audio: Unify get_saved_enc()Ville Syrjälä1-9/+7
2022-10-27drm/i915/audio: Do the vblank waitsVille Syrjälä1-13/+18
2022-10-27drm/i915/audio: Split "ELD valid" vs. audio PD on hsw+Ville Syrjälä1-5/+11
2022-10-27drm/i915/audio: Use intel_de_rmw() for most audio registersVille Syrjälä1-81/+57
2022-10-27drm/i915/audio: Use u32* for ELDVille Syrjälä1-12/+9
2022-10-27drm/i915/audio: Make sure we write the whole ELD bufferVille Syrjälä1-9/+25
2022-10-27drm/i915/audio: Read ELD buffer size from hardwareVille Syrjälä1-7/+45
2022-10-27drm/i915/audio: Nuke intel_eld_uptodate()Ville Syrjälä1-33/+0
2022-10-27drm/i915/audio: Protect singleton register with a lockVille Syrjälä1-0/+7
2022-10-27drm/i915/audio: Unify register bit namingVille Syrjälä1-5/+5
2022-10-27drm/i915/audio: Use REG_BIT() & co.Ville Syrjälä1-9/+6
2022-10-27drm/i915/audio: Extract struct ilk_audio_regsVille Syrjälä1-42/+43
2022-10-27drm/i915/audio: Remove CL/BLC audio stuffVille Syrjälä1-18/+5
2022-10-27drm/i915/audio: Nuke leftover ROUNDING_FACTORVille Syrjälä1-2/+0
2022-10-27drm/i915/audio: s/dev_priv/i915/Ville Syrjälä1-196/+195
2022-08-31drm/i915: move and group cdclk under display.cdclkJani Nikula1-3/+3
2022-08-29drm/i915: move and split audio under display.audio and display.funcsJani Nikula1-48/+48
2022-06-03drm/i915/regs: split out intel audio register definitionsJani Nikula1-0/+1
2022-05-13drm/i915/audio: fix audio code enable/disable pipe loggingJani Nikula1-2/+2
2022-03-30drm/i915/audio: move has_audio checks to within codec enable/disableJani Nikula1-0/+6
2022-03-30drm/i915/audio: unify audio codec enable/disable debug loggingJani Nikula1-29/+10
2021-12-09drm/i915: s/intel_get_first_crtc/intel_first_crtc/Ville Syrjälä1-1/+1
2021-12-09drm/i915/trace: split out display trace to a separate fileJani Nikula1-0/+1
2021-11-05drm/i915/audio: rename intel_init_audio_hooks to intel_audio_hooks_initJani Nikula1-2/+2
2021-11-05drm/i915/audio: move intel_audio_funcs internal to intel_audio.cJani Nikula1-0/+9
2021-11-05drm/i915/audio: name the audio sub-struct in drm_i915_privateJani Nikula1-45/+45
2021-11-02drm/i915/display: program audio CDCLK-TS for keepalivesKai Vehmanen1-0/+37
2021-09-29drm/i915: constify the audio function vtableDave Airlie1-16/+27
2021-09-29drm/i915: split audio functions from display vtableDave Airlie1-12/+12
2021-09-27drm/i915/audio: Use BIOS provided value for RKL HDA linkKai-Heng Feng1-2/+3
2021-08-02drm/i915/dg1: Adjust the AUDIO power domainAnshuman Gupta1-2/+2
2021-05-05drm/i915: Don't include intel_de.h from intel_display_types.hVille Syrjälä1-0/+1
2021-05-04drm/i915/audio: fix indentation, remove extra bracesJani Nikula1-2/+2
2021-05-04drm/i915/audio: simplify, don't mask out in all branchesJani Nikula1-15/+8
2021-04-14drm/i915/display: rename display version macrosLucas De Marchi1-1/+1
2021-04-14drm/i915/display: use DISPLAY_VER() on remaining usersLucas De Marchi1-1/+1
2021-03-24drm/i915/audio: set HDA link parameters in driverKai Vehmanen1-5/+25
2021-03-23drm/i915/display: Simplify GLK display version testsMatt Roper1-1/+1
2021-03-23drm/i915/display: Eliminate most usage of INTEL_GEN()Matt Roper1-9/+9
2020-09-17drm/i915: Nuke force_min_cdclk_changedVille Syrjälä1-5/+0
Powered by cgit, Gruvboxed by Blaster4385.