aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/powerplay/hwmgr/smu7_hwmgr.c
AgeCommit message (Expand)AuthorFilesLines
2018-05-15drm/amd/powerplay: fix spelling mistake: "contruct" -> "construct"Colin Ian King1-1/+1
2018-05-15drm/amd/pp: Refine the output of pp_power_profile_mode on VIRex Zhu1-29/+23
2018-05-15drm/amd/powerplay: add specific changes for VEGAM in smu7_hwmgr.cEric Huang1-10/+61
2018-05-15drm/amdgpu/powerplay: actually return the power with the new queryAlex Deucher1-0/+1
2018-05-15drm/amd/pp: Print out voltage/clock range in sysfsRex Zhu1-6/+20
2018-05-15drm/amd/pp: Change voltage/clk range for OD feature on VIRex Zhu1-20/+40
2018-05-15drm/amd/pp: Refine the OD state checking code in smu7Rex Zhu1-6/+2
2018-05-15drm/amd/pp: Fix bug voltage can't be OD separately on VIRex Zhu1-6/+10
2018-05-15drm/amd/pp: Move common code to smu_helper.cRex Zhu1-28/+2
2018-05-15drm/amd/pp: Remove struct pp_gpu_powerRex Zhu1-14/+9
2018-05-15drm/amd/pp: Refine get_gpu_power for VIRex Zhu1-24/+27
2018-05-15Revert "drm/amd/powerply: fix power reading on Fiji"Rex Zhu1-2/+1
2018-05-15drm/amdgpu/powerplay: rename smu7_upload_mc_firmwareAlex Deucher1-2/+2
2018-05-15drm/amdgpu/powerplay: fix smu7_get_memory_type for fijiAlex Deucher1-6/+2
2018-05-15drm/amd/pp: Move same macro definitions to hwmgr.hRex Zhu1-4/+0
2018-04-11drm/amd/pp: Not call cgs interface to get display infoRex Zhu1-41/+15
2018-04-11drm/amd/pp: Use atombios api directly in powerplay (v2)Rex Zhu1-2/+1
2018-04-03drm/amd/powerply: fix power reading on FijiEric Huang1-1/+2
2018-03-23drm/amd/pp: use mlck_table.count for array loop index limitColin Ian King1-10/+11
2018-03-22drm/amd/pp: Add smu irq handlers for legacy asicsRex Zhu1-0/+27
2018-03-21drm/amd/pp: Refine register_thermal_interrupt functionRex Zhu1-3/+2
2018-03-19drm/amd/pp: Delete get_xclk function in powerplay (v2)Rex Zhu1-25/+2
2018-03-15drm/amd/pp: Simplified the avfs btc state on smu7Rex Zhu1-12/+2
2018-03-14drm/amd/pp: fix missing CONFIG_ACPI.Dave Airlie1-0/+2
2018-03-07drm/amd/pp: Add #ifdef checks for CONFIG_ACPIRex Zhu1-0/+2
2018-03-07drm/amd/pp: Add auto power profilng switch based on workloads (v2)Rex Zhu1-3/+3
2018-03-06drm/amd/pp: Revert gfx/compute profile switch sysfsRex Zhu1-77/+0
2018-03-06drm/amd/pp: Fix sclk in highest two levels when compute on smu7Rex Zhu1-0/+21
2018-03-06drm/amd/pp: Implement get/set_power_profile_mode on smu7Rex Zhu1-0/+143
2018-03-05drm/amd/pp: Remove cgs_query_system_infoRex Zhu1-42/+15
2018-03-05drm/amd/pp: Use amdgpu acpi helper functions in powerplayRex Zhu1-4/+3
2018-03-05drm/amd/pp: Fix incorrect return value in smu7_check_clk_voltage_validRex Zhu1-1/+1
2018-02-28drm/amd/powerplay: fix power over limit on FijiEric Huang1-7/+0
2018-02-26drm/amd/pp: Move common dpm check functions to hardwaremanager.cRex Zhu1-10/+0
2018-02-26drm/amd/pp: Fix bug that dpm level was not really lockedRex Zhu1-8/+14
2018-02-19drm/amdgpu/powerplay/smu7: drop refresh rate checks for mclk switchingAlex Deucher1-2/+1
2018-02-19drm/amd/powerplay/smu7: allow mclk switching with no displaysAlex Deucher1-4/+7
2018-02-19drm/amd/pp: Expose set/get_power_limit for DGPURex Zhu1-0/+1
2018-02-19drm/amd/pp: Fix sysfs pp_dpm_pcie bug on CI/VIRex Zhu1-7/+10
2018-02-19drm/amd/pp: Refine pp_dpm_force_clock_level functionsRex Zhu1-5/+0
2018-02-19drm/amdgpu/pp: remove the get_temperature APIAlex Deucher1-1/+0
2018-02-19drm/amd/pp: Add struct profile_mode_setting for smu7Rex Zhu1-2/+8
2018-02-19drm/amd/pp: Change activity_target for performance optimization on PolarisRex Zhu1-0/+1
2018-02-19drm/amd/pp: Add update_avfs call when set_power_stateRex Zhu1-28/+57
2018-02-19drm/amd/pp: Update smu7 dpm table with OD clock/voltageRex Zhu1-98/+26
2018-02-19drm/amd/pp: Implement edit_dpm_table on smu7Rex Zhu1-1/+164
2018-02-19drm/amd/pp: Add OD driver clock/voltage display on smu7Rex Zhu1-0/+21
2018-02-19drm/amd/pp: Add and initialize OD_dpm_table for CI/VI.Rex Zhu1-0/+75
2018-02-19drm/amd/pp: Add a new pp feature mask bit for OD featureRex Zhu1-4/+2
2018-02-19drm/amd/pp: Store stable Pstate clocksRex Zhu1-2/+12