aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/amdgpu/nbio_v2_3.c
AgeCommit message (Expand)AuthorFilesLines
2023-06-23drm/amd/pm: update the LC_L1_INACTIVITY setting to address possible noise issueEvan Quan1-1/+1
2023-06-23drm/amd/pm: revise the ASPM settings for thunderbolt attached scenarioEvan Quan1-4/+7
2022-09-13drm/amdgpu: Don't enable LTR if not supportedLijo Lazar1-1/+8
2022-07-18drm/amdgpu: use the same HDP flush registers for all nbio 2.3.xAlex Deucher1-21/+0
2022-06-03drm/amdgpu: convert nbio_v2_3_clear_doorbell_interrupt() to IP versionAlex Deucher1-1/+1
2022-04-08drm/amdgpu: expand cg_flags from u32 to u64Evan Quan1-1/+1
2021-11-24drm/amdgpu: Fix MMIO HDP flush on SRIOVFelix Kuehling1-0/+4
2021-10-13drm/amdgpu/nbio2.3: don't use GPU_HDP_FLUSH bit 12Alex Deucher1-0/+31
2021-07-23drm/amdgpu: Clear doorbell interrupt status for Sienna CichlidChengzhe Liu1-0/+21
2021-06-30drm/amdgpu: correct clock gating settings on feature unsupportedEvan Quan1-2/+8
2021-06-30drm/amdgpu: fix the hang caused by PCIe link width switchEvan Quan1-0/+13
2021-06-30drm/amdgpu: fix NAK-G generation during PCI-e link width switchEvan Quan1-0/+28
2021-02-09drm/amdgpu: support ASPM for some specific ASICLikun Gao1-0/+114
2021-01-05drm/amdgpu: remove redundant logic related HDPLikun Gao1-10/+0
2020-11-10drm/amd/amdgpu: Add rev_id workaround logic for SRIOV setupBokun Zhang1-1/+10
2020-10-15drm/amdgpu: add interface for setting ASPMEvan Quan1-0/+39
2020-07-01drm/amdgpu: add 2rd VCN instance doorbell supportLeo Liu1-1/+5
2020-06-03drm/amdgpu: add sdma ip block for sienna_cichlid (v5)Likun Gao1-1/+7
2020-04-01drm/amdgpu: cleanup all virtualization detection routineMonk Liu1-18/+0
2019-10-03drm/amdgpu: Add the HDP flush support for NaviYong Zhao1-3/+13
2019-09-13drm/amdgpu: switch to new amdgpu_nbio structureHawking Zhang1-1/+0
2019-07-18drm/amdgpu: add vcn nbio doorbell range setting for 2nd vcn instanceJames Zhu1-1/+1
2019-06-20drm/amdgpu: add nbio v2.3 for navi10 (v4)Hawking Zhang1-0/+334
Powered by cgit, Gruvboxed by Blaster4385.