aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/amdgpu/mes_v10_1.c
AgeCommit message (Expand)AuthorFilesLines
2022-11-04drm/amdgpu: extend halt_if_hws_hang to MESGraham Sider1-0/+4
2022-10-27drm/amdgpu: remove deprecated MES version varsGraham Sider1-4/+0
2022-07-28drm/amdgpu: move mes self test after drm sched re-startedJack Xiao1-1/+2
2022-07-13drm/amdgpu/mes: init aggregated doorbellLe Ma1-1/+57
2022-07-12drm/amdgpu/mes: set correct mes ring ready flagJack Xiao1-0/+3
2022-07-08drm/amdgpu/mes: fix mes submission in atomic contextJack Xiao1-32/+23
2022-05-04drm/amdgpu/gfx10: enable kiq to map mes ringJack Xiao1-66/+40
2022-05-04drm/amdgpu: add mes unmap legacy queue routineJack Xiao1-3/+66
2022-05-04drm/amdgpu/mes10.1: add mes self test in late initJack Xiao1-0/+10
2022-05-04drm/amdgpu/mes10.1: implement the suspend/resume routineJack Xiao1-2/+16
2022-05-04drm/amdgpu/mes10.1: add delay after mes engine enableJack Xiao1-0/+1
2022-05-04drm/amdgpu/mes10.1: call general mes initializationJack Xiao1-0/+5
2022-05-04drm/amdgpu/mes: relocate status_fence slot allocationJack Xiao1-33/+0
2022-05-04drm/amdgpu: enable mes kiq N-1 test on sienna cichlidJack Xiao1-38/+164
2022-05-04drm/amdgpu/mes: extend mes framework to support multiple mes pipesJack Xiao1-87/+128
2022-05-04drm/amdgpu: use ring structure to access rptr/wptr v2Jack Xiao1-6/+5
2021-04-09drm/amdgpu: add the sched_score to amdgpu_ring_initChristian König1-1/+2
2020-12-14drm/ttm: cleanup BO size handling v3Christian König1-1/+1
2020-11-02drm/amdgpu: use "*" adjacent to data nameDeepak R Varma1-1/+1
2020-09-22drm/amdgpu/mes: simplify the return expression of mes_v10_1_ring_initQinglang Miao1-6/+1
2020-07-01drm/amdgpu/mes10.1: add no scheduler flag for mesAlex Deucher1-0/+1
2020-07-01drm/amdgpu/mes: allocate memory slots for hw resource settingLe Ma1-0/+36
2020-07-01drm/amdgpu/mes: add status fence memory definitionsLe Ma1-0/+2
2020-07-01drm/amdgpu/mes: correct register offset for sienna_cichlidLikun Gao1-4/+35
2020-07-01drm/amdgpu/mes10.1: update mes initializationJack Xiao1-5/+15
2020-07-01drm/amdgpu/mes10.1: copy mes fw info into global fw arrayJack Xiao1-0/+17
2020-07-01drm/amdgpu/mes10.1: add sienna_cichlid mes firmware supportJack Xiao1-0/+4
2020-07-01drm/amdgpu/mes10.1: implement setting hardware resourcesJack Xiao1-0/+41
2020-07-01drm/amdgpu/mes10.1: implement querying the scheduler statusJack Xiao1-0/+19
2020-07-01drm/amdgpu/mes10.1: implement removing hardware queueJack Xiao1-1/+18
2020-07-01drm/amdgpu/mes10.1: implement adding hardware queueJack Xiao1-1/+49
2020-07-01drm/amdgpu/mes10.1: add the helper function for mes command submissionJack Xiao1-0/+30
2020-07-01drm/amdgpu/mes10.1: add the mes fw apiJack Xiao1-0/+1
2020-07-01drm/amdgpu/mes10.1: enable the mes ring during initializationJack Xiao1-0/+31
2020-07-01drm/amdgpu/mes10.1: install mes queue via kiqJack Xiao1-0/+27
2020-07-01drm/amdgpu/mes10.1: install mes queue by register programmingJack Xiao1-0/+62
2020-07-01drm/amdgpu/mes10.1: initialize the mqdJack Xiao1-0/+130
2020-07-01drm/amdgpu/mes10.1: allocate mqd bufferJack Xiao1-0/+37
2020-07-01drm/amdgpu/mes10.1: implement the ring functions of mes specificJack Xiao1-0/+43
2020-07-01drm/amdgpu/mes10.1: initialize the software part of mes ringJack Xiao1-0/+26
2020-07-01drm/amdgpu/mes10.1: allocate the eop bufferJack Xiao1-0/+33
2019-06-25Merge branch 'drm-next' into drm-next-5.3Alex Deucher1-0/+1
2019-06-21drm/amdgpu/mes10.1: enable mes FW backdoor loadingJack Xiao1-0/+36
2019-06-21drm/amdgpu/mes10.1: implement mes enablement functionJack Xiao1-0/+33
2019-06-21drm/amdgpu/mes10.1: implement MES firmware backdoor loadingJack Xiao1-0/+67
2019-06-21drm/amdgpu/mes10.1: implement ucode buffers destructionJack Xiao1-0/+11
2019-06-21drm/amdgpu/mes10.1: upload mes data ucode to gpu bufferJack Xiao1-0/+32
2019-06-21drm/amdgpu/mes10.1: upload mes ucode to gpu bufferJack Xiao1-0/+34
2019-06-21drm/amdgpu/mes10.1: implement ucode CPU buffer destructionJack Xiao1-0/+6
2019-06-21drm/amdgpu/mes10.1: load mes firmware file to CPU bufferJack Xiao1-0/+43
Powered by cgit, Gruvboxed by Blaster4385.