index
:
blaster4385/linux-IllusionX
main
v6.12.1
v6.12.10
v6.13
Linux kernel with personal config changes for arch linux
Blaster4385
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
Age
Commit message (
Expand
)
Author
Files
Lines
2019-04-12
clk: imx: Fix PLL_1416X not rounding rates
Leonard Crestez
1
-1
/
+1
2019-04-12
clk: rockchip: add a COMPOSITE_DIV_OFFSET clock-type
Finley Xiao
2
-3
/
+29
2019-04-12
clk: rockchip: Turn on "aclk_dmac1" for suspend on rk3288
Douglas Anderson
1
-0
/
+11
2019-04-12
clk: mediatek: fix clk-gate flag setting
Weiyi Lu
1
-2
/
+1
2019-04-12
clk: rockchip: Limit use of USB PHY clock to USB on rk3288
Matthias Kaehlcke
1
-2
/
+2
2019-04-12
clk: rockchip: Fix video codec clocks on rk3288
Douglas Anderson
1
-2
/
+2
2019-04-11
clk: ingenic: jz4725b: Add UDC PHY clock
Paul Cercueil
1
-0
/
+6
2019-04-11
clk: qcom: Skip halt checks on gcc_pcie_0_pipe_clk for 8998
Marc Gonzalez
1
-1
/
+1
2019-04-11
clk: qcom: Add QCS404 TuringCC
Bjorn Andersson
3
-0
/
+177
2019-04-11
clk: qcom: branch: Add AON clock ops
Bjorn Andersson
2
-0
/
+7
2019-04-11
clk: qcom: gcc-qcs404: Add CDSP related clocks and resets
Bjorn Andersson
1
-0
/
+90
2019-04-11
clk: mediatek: Allow changing PLL rate when it is off
James Liao
1
-11
/
+2
2019-04-11
clk: mediatek: Add MT8183 clock support
Weiyi Lu
15
-0
/
+2196
2019-04-11
clk: mediatek: Add configurable pcw_chg_reg to mtk_pll_data
Weiyi Lu
2
-6
/
+12
2019-04-11
clk: mediatek: Add configurable pcwibits and fmin to mtk_pll_data
Owen Chen
2
-4
/
+13
2019-04-11
clk: mediatek: Add new clkmux register API
Owen Chen
3
-1
/
+314
2019-04-11
clk: mediatek: Disable tuner_en before change PLL rate
Owen Chen
1
-14
/
+34
2019-04-11
clk: rockchip: Make rkpwm a critical clock on rk3288
Douglas Anderson
1
-1
/
+3
2019-04-11
clk: ux500: add range to usleep_range
Nicholas Mc Guire
1
-1
/
+2
2019-04-11
clk: tegra: Make tegra_clk_super_mux_ops static
YueHaibing
1
-1
/
+1
2019-04-11
clk: davinci: cfgchip: use PTR_ERR_OR_ZERO in da8xx_cfgchip_register_div4p5
Ding Xiang
1
-3
/
+1
2019-04-11
clk: zynqmp: fix check for fractional clock
Michael Tretter
1
-3
/
+6
2019-04-11
clk: zynqmp: do not export zynqmp_clk_register_* functions
Michael Tretter
2
-2
/
+0
2019-04-11
clk: zynqmp: fix kerneldoc of __zynqmp_clock_get_parents
Michael Tretter
1
-1
/
+1
2019-04-11
drivers: clk: Update clock driver to handle clock attribute
Rajan Vaja
1
-13
/
+29
2019-04-11
drivers: clk: zynqmp: Allow zero divisor value
Rajan Vaja
1
-0
/
+7
2019-04-11
clk: renesas: rcar-gen3: Remove unused variable
Stephen Boyd
1
-1
/
+0
2019-04-10
clk: x86: Add system specific quirk to mark clocks as critical
David Müller
1
-3
/
+11
2019-04-10
clk: sunxi-ng: sun5i: Export the MBUS clock
Maxime Ripard
1
-4
/
+0
2019-04-09
clk: sunxi-ng: a83t: Add pll-video0 as parent of csi-mclk
Chen-Yu Tsai
1
-2
/
+3
2019-04-08
clk: meson: axg-audio: add g12a support
Maxime Jourdan
2
-8
/
+239
2019-04-08
clk: meson: axg-audio: don't register inputs in the onecell data
Jerome Brunet
2
-44
/
+6
2019-04-08
clk: meson: axg_audio: replace prefix axg by aud
Jerome Brunet
1
-482
/
+482
2019-04-04
clk: renesas: rcar-gen3: Fix cpg_sd_clock_round_rate() return value
Takeshi Kihara
1
-16
/
+14
2019-04-04
clk: sunxi-ng: nkmp: Explain why zero width check is needed
Jernej Skrabec
1
-0
/
+6
2019-04-04
clk: sunxi-ng: h6: Allow video & vpu clocks to change parent rate
Jernej Skrabec
1
-3
/
+3
2019-04-03
clk: imx5: Fix i.MX50 ESDHC clock registers
Jonathan Neuschäfer
1
-10
/
+30
2019-04-03
clk: imx5: Fix i.MX50 mainbus clock registers
Jonathan Neuschäfer
1
-4
/
+15
2019-04-03
clk: sunxi-ng: h6: Preset hdmi-cec clock parent
Jernej Skrabec
1
-0
/
+11
2019-04-03
clk: sunxi-ng: nkmp: Avoid GENMASK(-1, 0)
Jernej Skrabec
1
-5
/
+13
2019-04-02
clk: renesas: r8a77980: Fix RPC-IF module clock's parent
Sergei Shtylyov
1
-1
/
+1
2019-04-02
clk: renesas: rcar-gen3: Rename DRIF clocks
Takeshi Kihara
4
-34
/
+35
2019-04-02
clk: renesas: rcar-gen3: Correct parent clock of Audio-DMAC
Takeshi Kihara
7
-11
/
+11
2019-04-02
clk: renesas: rcar-gen3: Correct parent clock of SYS-DMAC
Takeshi Kihara
4
-8
/
+8
2019-04-02
clk: renesas: rcar-gen3: Correct parent clock of HS-USB
Kazuya Mizuguchi
6
-7
/
+7
2019-04-02
clk: renesas: rcar-gen3: Correct parent clock of EHCI/OHCI
Kazuya Mizuguchi
6
-12
/
+12
2019-04-02
clk: renesas: r8a774c0: Add Z2 clock
Simon Horman
1
-0
/
+1
2019-04-02
clk: renesas: r8a77990: Add Z2 clock
Takeshi Kihara
1
-0
/
+1
2019-04-02
clk: renesas: rcar-gen3: Support Z and Z2 clocks with high frequency parents
Simon Horman
1
-2
/
+2
2019-04-02
clk: renesas: rcar-gen3: Remove CLK_TYPE_GEN3_Z2
Simon Horman
5
-5
/
+3
[prev]
[next]