aboutsummaryrefslogtreecommitdiff
path: root/drivers/clk/mediatek
AgeCommit message (Expand)AuthorFilesLines
2022-09-26clk: mediatek: mt6779: use mtk_clk_simple_probe to simplify driverMiles Chen7-111/+90
2022-09-26clk: mediatek: mt6765: use mtk_clk_simple_probe to simplify driverMiles Chen6-129/+72
2022-09-26clk: mediatek: mt2712: use mtk_clk_simple_probe to simplify driverMiles Chen6-132/+72
2022-09-26clk: mediatek: mt2701: use mtk_clk_simple_probe to simplify driverMiles Chen3-69/+39
2022-09-26clk: mediatek: Add MediaTek Helio X10 MT6795 clock driversAngeloGioacchino Del Regno10-0/+1408
2022-09-26clk: mediatek: clk-apmixed: Add helper function to unregister ref2usb_txAngeloGioacchino Del Regno2-0/+10
2022-09-26clk: mediatek: Export required symbols to compile clk drivers as moduleAngeloGioacchino Del Regno4-0/+6
2022-09-26clk: mediatek: clk-apmixed: Remove unneeded __init annotationAngeloGioacchino Del Regno1-1/+1
2022-08-31clk: mediatek: mt8195: Add reset idx for USB/PCIe T-PHYAngeloGioacchino Del Regno1-0/+1
2022-08-31clk: mediatek: mt8195-infra_ao: Set pwrmcu clocks as criticalAngeloGioacchino Del Regno1-3/+10
2022-08-31clk: mediatek: mt8195: Add reset idx for PCIe0 and PCIe1AngeloGioacchino Del Regno1-0/+2
2022-08-31clk: mediatek: clk-mt8195-vdo1: Reparent and set rate on vdo1_dpintf's parentAngeloGioacchino Del Regno1-1/+5
2022-08-31clk: mediatek: clk-mt8195-vdo0: Set rate on vdo0_dp_intf0_dp_intf's parentAngeloGioacchino Del Regno1-1/+6
2022-06-15clk: mediatek: reset: Add infra_ao reset support for MT8186Rex-BC Chen1-0/+23
2022-06-15clk: mediatek: reset: Add infra_ao reset support for MT8192/MT8195Rex-BC Chen4-6/+60
2022-06-15clk: mediatek: reset: Add reset support for simple probeRex-BC Chen2-0/+8
2022-06-15clk: mediatek: reset: Add new register reset function with deviceRex-BC Chen13-16/+86
2022-06-15clk: mediatek: reset: Change return type for clock reset register functionRex-BC Chen2-8/+13
2022-06-15clk: mediatek: reset: Support inuput argument index modeRex-BC Chen2-1/+25
2022-06-15clk: mediatek: reset: Support nonsequence base offsets of reset registersRex-BC Chen15-43/+85
2022-06-15clk: mediatek: reset: Revise structure to control reset registerRex-BC Chen15-40/+186
2022-06-15clk: mediatek: reset: Merge and revise reset register functionRex-BC Chen15-46/+61
2022-06-15clk: mediatek: reset: Extract common drivers to update functionRex-BC Chen1-16/+22
2022-06-15clk: mediatek: reset: Refine and reorder functions in reset.cRex-BC Chen1-32/+36
2022-06-15clk: mediatek: reset: Fix written reset bit offsetRex-BC Chen1-2/+2
2022-06-15clk: mediatek: reset: Add reset.hRex-BC Chen3-14/+27
2022-06-09clk: mediatek: Delete MT8192 msdc gateMatthias Brugger1-21/+0
2022-05-19clk: mediatek: mt8173: Switch to clk_hw provider APIsChen-Yu Tsai1-5/+4
2022-05-19clk: mediatek: Switch to clk_hw provider APIsChen-Yu Tsai8-122/+123
2022-05-19clk: mediatek: Replace 'struct clk' with 'struct clk_hw'Chen-Yu Tsai94-444/+438
2022-05-19clk: mediatek: apmixed: Drop error message from clk_register() failureChen-Yu Tsai1-3/+1
2022-05-19clk: mediatek: Make mtk_clk_register_composite() staticChen-Yu Tsai2-4/+1
2022-05-18clk: mediatek: use en_mask as a pure div_en_maskChun-Jie Chen14-131/+127
2022-05-18clk: mediatek: update compatible string for MT7986 ethsysSam Shih1-1/+1
2022-04-25clk: mediatek: Add MT8186 ipesys clock supportChun-Jie Chen2-1/+56
2022-04-25clk: mediatek: Add MT8186 mdpsys clock supportChun-Jie Chen2-1/+81
2022-04-25clk: mediatek: Add MT8186 camsys clock supportChun-Jie Chen2-1/+92
2022-04-25clk: mediatek: Add MT8186 vencsys clock supportChun-Jie Chen2-1/+52
2022-04-25clk: mediatek: Add MT8186 vdecsys clock supportChun-Jie Chen2-1/+89
2022-04-25clk: mediatek: Add MT8186 imgsys clock supportChun-Jie Chen2-1/+70
2022-04-25clk: mediatek: Add MT8186 wpesys clock supportChun-Jie Chen2-1/+52
2022-04-25clk: mediatek: Add MT8186 mmsys clock supportChun-Jie Chen2-1/+112
2022-04-25clk: mediatek: Add MT8186 mfgsys clock supportChun-Jie Chen2-1/+50
2022-04-25clk: mediatek: Add MT8186 imp i2c wrapper clock supportChun-Jie Chen2-1/+68
2022-04-25clk: mediatek: Add MT8186 apmixedsys clock supportChun-Jie Chen2-1/+135
2022-04-25clk: mediatek: Add MT8186 infrastructure clock supportChun-Jie Chen2-1/+217
2022-04-25clk: mediatek: Add MT8186 topckgen clock supportChun-Jie Chen2-1/+781
2022-04-25clk: mediatek: Add MT8186 mcusys clock supportChun-Jie Chen3-0/+117
2022-02-17clk: mediatek: Warn if clk IDs are duplicatedChen-Yu Tsai5-6/+34
2022-02-17clk: mediatek: mt8195: Implement remove functionsChen-Yu Tsai5-0/+83