aboutsummaryrefslogtreecommitdiff
path: root/arch/riscv/kernel/traps_misaligned.c
AgeCommit message (Expand)AuthorFilesLines
2024-10-25riscv: Remove duplicated GET_RMChunyan Zhang1-2/+0
2024-08-31riscv: misaligned: Restrict user access to kernel memorySamuel Holland1-2/+2
2024-08-14RISC-V: hwprobe: Add SCALAR to misaligned perf definesEvan Green1-3/+3
2024-04-28riscv: misaligned: remove CONFIG_RISCV_M_MODE specific codeClément Léger1-89/+17
2024-03-13riscv: Set unaligned access speed at compile timeCharlie Jenkins1-0/+2
2024-03-13riscv: Decouple emulated unaligned accesses from access speedCharlie Jenkins1-8/+7
2024-03-13riscv: Only check online cpus for emulated accessesCharlie Jenkins1-1/+1
2024-01-09Merge remote-tracking branch 'palmer/fixes' into for-nextPalmer Dabbelt1-4/+2
2024-01-09riscv: fix __user annotation in traps_misaligned.cBen Dooks1-3/+3
2023-12-06riscv: fix misaligned access handling of C.SWSP and C.SDSPClément Léger1-4/+2
2023-11-07RISC-V: Remove __init on unaligned_emulation_finish()Evan Green1-1/+1
2023-11-01riscv: add support for PR_SET_UNALIGN and PR_GET_UNALIGNClément Léger1-0/+6
2023-11-01riscv: report misaligned accesses emulation to hwprobeClément Léger1-0/+56
2023-11-01riscv: add support for sysctl unaligned_enabled controlClément Léger1-0/+9
2023-11-01riscv: add floating point insn support to misaligned access emulationClément Léger1-4/+148
2023-11-01riscv: report perf event for misaligned faultClément Léger1-0/+5
2023-11-01riscv: add support for misaligned trap handling in S-modeClément Léger1-13/+106
2023-11-01riscv: remove unused functions in traps_misaligned.cClément Léger1-39/+7
2022-08-11riscv: traps_misaligned: do not duplicate stringifyKrzysztof Kozlowski1-5/+3
2020-04-03riscv: Unaligned load/store handling for M_MODEDamien Le Moal1-0/+370