aboutsummaryrefslogtreecommitdiff
path: root/arch/arm/include/asm/hardware/cache-feroceon-l2.h
AgeCommit message (Collapse)AuthorFilesLines
2022-06-10treewide: Replace GPLv2 boilerplate/reference with SPDX - gpl-2.0_56.RULE ↵Thomas Gleixner1-5/+1
(part 1) Based on the normalized pattern: this file is licensed under the terms of the gnu general public license version 2 this program is licensed as is without any warranty of any kind whether express or implied extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference. Reviewed-by: Allison Randal <[email protected]> Signed-off-by: Thomas Gleixner <[email protected]> Signed-off-by: Greg Kroah-Hartman <[email protected]>
2014-02-22ARM: MM: Add DT binding for Feroceon L2 cacheAndrew Lunn1-0/+2
Instantiate the L2 cache from DT. Indicate in DT where the cache control register is so that it is possible to enable/disable write through on the CPU. Signed-off-by: Andrew Lunn <[email protected]> Tested-by: Jason Gunthorpe <[email protected]> Signed-off-by: Jason Cooper <[email protected]>
2014-02-22ARM: orion: Move cache-feroceon-l2.h out of plat-orionAndrew Lunn1-0/+11
With the gradual move to DT, kirkwood has become a lot less dependent on plat-orion. cache-feroceon-l2.h is the last dependency. Move it out so we can drop plat-orion when building DT only kirkwood boards. Signed-off-by: Andrew Lunn <[email protected]> Acked-by: Arnd Bergmann <[email protected]> Tested-by: Jason Gunthorpe <[email protected]> Signed-off-by: Jason Cooper <[email protected]>