aboutsummaryrefslogtreecommitdiff
path: root/Documentation/devicetree/bindings/display/sprd
AgeCommit message (Collapse)AuthorFilesLines
2022-04-04dt-bindings: white-space cleanupsKrzysztof Kozlowski1-1/+0
Remove trailing white-spaces and trailing blank lines (yamllint with default options does not like them). Suggested-by: Corentin Labbe <[email protected]> Signed-off-by: Krzysztof Kozlowski <[email protected]> Signed-off-by: Rob Herring <[email protected]> Link: https://lore.kernel.org/r/[email protected]
2022-02-04dt-bindings: Improve phandle-array schemasRob Herring1-0/+2
The 'phandle-array' type is a bit ambiguous. It can be either just an array of phandles or an array of phandles plus args. Many schemas for phandle-array properties aren't clear in the schema which case applies though the description usually describes it. The array of phandles case boils down to needing: items: maxItems: 1 The phandle plus args cases should typically take this form: items: - items: - description: A phandle - description: 1st arg cell - description: 2nd arg cell With this change, some examples need updating so that the bracketing of property values matches the schema. Signed-off-by: Rob Herring <[email protected]> Acked-by: Viresh Kumar <[email protected]> Acked-by: Vinod Koul <[email protected]> Acked-by: Ulf Hansson <[email protected]> Acked-by: Georgi Djakov <[email protected]> Reviewed-by: Geert Uytterhoeven <[email protected]> Acked-by: Mark Brown <[email protected]> Acked-by: Krzysztof Kozlowski <[email protected]> Acked-by: Stephen Boyd <[email protected]> Acked-by: Greg Kroah-Hartman <[email protected]> Acked-by: Marc Kleine-Budde <[email protected]> Link: https://lore.kernel.org/r/[email protected]
2021-12-10dt-bindings: display: add Unisoc's mipi dsi controller bindingsKevin Tang1-0/+88
Adds MIPI DSI Controller support for Unisoc's display subsystem. v5: - Remove panel_in port for dsi node. Cc: Orson Zhai <[email protected]> Cc: Chunyan Zhang <[email protected]> Signed-off-by: Kevin Tang <[email protected]> Reviewed-by: Rob Herring <[email protected]> Signed-off-by: Maarten Lankhorst <[email protected]> Link: https://patchwork.freedesktop.org/patch/msgid/[email protected]
2021-12-10dt-bindings: display: add Unisoc's dpu bindingsKevin Tang1-0/+77
DPU (Display Processor Unit) is the Display Controller for the Unisoc SoCs which transfers the image data from a video memory buffer to an internal LCD interface. Cc: Orson Zhai <[email protected]> Cc: Chunyan Zhang <[email protected]> Signed-off-by: Kevin Tang <[email protected]> Reviewed-by: Rob Herring <[email protected]> Signed-off-by: Maarten Lankhorst <[email protected]> Link: https://patchwork.freedesktop.org/patch/msgid/[email protected]
2021-12-10dt-bindings: display: add Unisoc's drm master bindingsKevin Tang1-0/+64
The Unisoc DRM master device is a virtual device needed to list all DPU devices or other display interface nodes that comprise the graphics subsystem Unisoc's display pipeline have several components as below description, multi display controllers and corresponding physical interfaces. For different display scenarios, dpu0 and dpu1 maybe binding to different encoder. E.g: dpu0 and dpu1 both binding to DSI for dual mipi-dsi display; dpu0 binding to DSI for primary display, and dpu1 binding to DP for external display; Cc: Orson Zhai <[email protected]> Cc: Chunyan Zhang <[email protected]> Signed-off-by: Kevin Tang <[email protected]> Reviewed-by: Rob Herring <[email protected]> Signed-off-by: Maarten Lankhorst <[email protected]> Link: https://patchwork.freedesktop.org/patch/msgid/[email protected]