diff options
| author | Elad Nachman <enachman@marvell.com> | 2024-01-04 19:30:33 +0200 |
|---|---|---|
| committer | Ulf Hansson <ulf.hansson@linaro.org> | 2024-01-05 11:03:56 +0100 |
| commit | 5d40213347480e3ab903d5438dbd0d6b0110e6b8 (patch) | |
| tree | 0ca3ae448678e1ad1333e3b69322ffa8035a2cd0 /tools/testing/selftests/tc-testing/plugin-lib/nsPlugin.py | |
| parent | d5862720c018db3046855cd43a497e346309a5d5 (diff) | |
mmc: xenon: Add ac5 support via bounce buffer
AC5/X/IM SOCs has a variant of the Xenon eMMC controller,
in which only 31-bit of addressing pass from the controller
on the AXI bus.
Since we cannot guarantee that only buffers from the first 2GB
of memory will reach the driver, the driver is configured for
SDMA mode, without 64-bit mode, overriding the DMA mask to 34-bit
to support the DDR memory mapping, which starts at offset 8GB.
Signed-off-by: Elad Nachman <enachman@marvell.com>
Acked-by: Adrian Hunter <adrian.hunter@intel.com>
Link: https://lore.kernel.org/r/20240104173033.2836110-1-enachman@marvell.com
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
Diffstat (limited to 'tools/testing/selftests/tc-testing/plugin-lib/nsPlugin.py')
0 files changed, 0 insertions, 0 deletions