diff options
author | Aya Levin <ayal@nvidia.com> | 2022-07-04 19:34:26 +0300 |
---|---|---|
committer | Saeed Mahameed <saeedm@nvidia.com> | 2022-07-19 13:32:54 -0700 |
commit | 58a518948f60153e8f6cb8361d2712aa3a1af94a (patch) | |
tree | 1ba983983d3a4c3b7a75028a9b2262b8def62ae5 /tools/testing/selftests/net/af_unix/unix_connect.c | |
parent | 2e5e4185ff89ea0fc44c9dead8dccf306a3b3bbb (diff) |
net/mlx5e: Add resiliency for PTP TX port timestamp
PTP TX port timestamp relies on receiving 2 CQEs for each outgoing
packet (WQE). The regular CQE has a less accurate timestamp than the
wire CQE. On link change, the wire CQE may get lost. Let the driver
detect and restore the relation between the CQEs, and re-sync after
timeout.
Add resiliency for this as follows: add id (producer counter)
into the WQE's metadata. This id will be received in the wire
CQE (in wqe_counter field). On handling the wire CQE, if there is no
match, replay the PTP application with the time-stamp from the regular
CQE and restore the sync between the CQEs and their SKBs. This patch
adds 2 ptp counters:
1) ptp_cq0_resync_event: number of times a mismatch was detected between
the regular CQE and the wire CQE.
2) ptp_cq0_resync_cqe: total amount of missing wire CQEs.
Signed-off-by: Aya Levin <ayal@nvidia.com>
Reviewed-by: Tariq Toukan <tariqt@nvidia.com>
Signed-off-by: Saeed Mahameed <saeedm@nvidia.com>
Diffstat (limited to 'tools/testing/selftests/net/af_unix/unix_connect.c')
0 files changed, 0 insertions, 0 deletions