diff options
| author | Shubhrajyoti Datta <[email protected]> | 2018-09-03 15:11:11 +0530 |
|---|---|---|
| committer | Wolfram Sang <[email protected]> | 2018-09-06 20:49:09 +0200 |
| commit | ae7304c3ea28a3ba47a7a8312c76c654ef24967e (patch) | |
| tree | 4c61d7881ff1dc2a59c66ddc63b89887a165e5f0 /tools/perf/util/trace-event-scripting.c | |
| parent | 851a15114895c5bce163a6f2d57e0aa4658a1be4 (diff) | |
i2c: xiic: Make the start and the byte count write atomic
Disable interrupts while configuring the transfer and enable them back.
We have below as the programming sequence
1. start and slave address
2. byte count and stop
In some customer platform there was a lot of interrupts between 1 and 2
and after slave address (around 7 clock cyles) if 2 is not executed
then the transaction is nacked.
To fix this case make the 2 writes atomic.
Signed-off-by: Shubhrajyoti Datta <[email protected]>
Signed-off-by: Michal Simek <[email protected]>
[wsa: added a newline for better readability]
Signed-off-by: Wolfram Sang <[email protected]>
Cc: [email protected]
Diffstat (limited to 'tools/perf/util/trace-event-scripting.c')
0 files changed, 0 insertions, 0 deletions