diff options
| author | Shubhrajyoti Datta <[email protected]> | 2020-06-17 17:07:22 +0530 |
|---|---|---|
| committer | Bartosz Golaszewski <[email protected]> | 2020-06-24 12:10:37 +0200 |
| commit | 3e1ad2b858dd1c1e795e3817aa31f0a301d6aeba (patch) | |
| tree | cf0860e2846927735e7adcc1831c654d68063ec1 /tools/perf/util/scripting-engines/trace-event-python.c | |
| parent | fdcfec11b215b3bbc9c20240739cf76be921cca1 (diff) | |
dt-bindings: gpio: Add binding for Versal gpio
Add binding for Versal binding.
Versal devices are the industry's first adaptive compute
acceleration platforms.
https://www.xilinx.com/support/documentation/data_sheets/ds950-versal-overview.pdf
On the Versal platform, we are using two customized GPIO controllers(IP)
which were used in Zynq/ZynqMp platform.
One of them present in the Platform Management Controller(PMC) block and
other in Processing System(PS) block.
In PMC_GPIO only Bank0,1,3 & 4 are enabled and in PS_GPIO only
Bank 0 & 3 are enabled.
You can find more details of GPIO IP in ZynqMP TRM General Purpose
I/O(Chapter-27).
https://www.xilinx.com/support/documentation/user_guides/ug1085-zynq-ultrascale-trm.pdf
Signed-off-by: Shubhrajyoti Datta <[email protected]>
Signed-off-by: Michal Simek <[email protected]>
Signed-off-by: Bartosz Golaszewski <[email protected]>
Diffstat (limited to 'tools/perf/util/scripting-engines/trace-event-python.c')
0 files changed, 0 insertions, 0 deletions