aboutsummaryrefslogtreecommitdiff
path: root/tools/perf/util/scripting-engines/trace-event-python.c
diff options
context:
space:
mode:
authorGeert Uytterhoeven <[email protected]>2024-06-20 15:57:36 +0200
committerGeert Uytterhoeven <[email protected]>2024-07-01 11:35:08 +0200
commit2918674704aad620215c41979a331021fe3f1ec4 (patch)
tree99c349f4600eefd7c198943b498d950828c1fde0 /tools/perf/util/scripting-engines/trace-event-python.c
parentecbc5206a1a0532258144a4703cccf4e70f3fe6c (diff)
arm64: dts: renesas: r9a07g054: Add missing hypervisor virtual timer IRQ
Add the missing fifth interrupt to the device node that represents the ARM architected timer. While at it, add an interrupt-names property for clarity, Fixes: 7c2b8198f4f321df ("arm64: dts: renesas: Add initial DTSI for RZ/V2L SoC") Signed-off-by: Geert Uytterhoeven <[email protected]> Reviewed-by: Lad Prabhakar <[email protected]> Link: https://lore.kernel.org/834244e77e5f407ee6fab1ab5c10c98a8a933085.1718890849.git.geert+renesas@glider.be
Diffstat (limited to 'tools/perf/util/scripting-engines/trace-event-python.c')
0 files changed, 0 insertions, 0 deletions