aboutsummaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python
diff options
context:
space:
mode:
authorAlisa-Dariana Roman <[email protected]>2024-07-18 00:25:32 +0300
committerJonathan Cameron <[email protected]>2024-08-03 10:13:39 +0100
commitfe2e79695967297d022543c1a8df3c7c9cf62266 (patch)
treee9e76ccff46d3a110d6029a5490d1a034320607c /tools/perf/scripts/python
parent53b53377d65eb3ef074eeab97e9144bdacbcad0f (diff)
dt-bindings: iio: adc: ad7192: Update clock config
There are actually 4 configuration modes of clock source for AD719X devices. Either a crystal can be attached externally between MCLK1 and MCLK2 pins, or an external CMOS-compatible clock can drive the MCLK2 pin. The other 2 modes make use of the 4.92MHz internal clock. To configure external clock as either a crystal or a CMOS-compatible clock, changing the register settings is necessary. Therefore, add clock name xtal alongside mclk. By selecting one or the other, the register is configured. The presence of an external clock source is optional, not required. When both clocks and clock-names properties are present, an external clock source is used. If the intention is to use the internal clock, both properties should be absent. Modify required properties accordingly. Signed-off-by: Alisa-Dariana Roman <[email protected]> Reviewed-by: Conor Dooley <[email protected]> Link: https://patch.msgid.link/[email protected] Signed-off-by: Jonathan Cameron <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions