aboutsummaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python
diff options
context:
space:
mode:
authorBharat Kumar Gogada <[email protected]>2022-05-16 15:52:17 +0530
committerRob Herring <[email protected]>2022-06-01 14:55:18 -0500
commite2c6170a55baefcbeb477e06e66f07659ea4f58d (patch)
tree977cb14c182f51a5a732d4eacd35c7d86019b014 /tools/perf/scripts/python
parent0a1e19c8a639545ab5912913aba2dd3893cf72fa (diff)
dt-bindings: PCI: xilinx-cpm: Fix reg property order
All existing vendor DTSes are using "cpm_slcr" reg followed by "cfg" reg. This order is also suggested by node name which is pcie@fca10000 which suggests that cpm_slcr register should be the first. Driver itself is using devm_platform_ioremap_resource_byname() for both names that's why there is no functional change even on description which are using current order. But still prefer to change order to cover currently used description. Fixes: e22fadb1d014 ("PCI: xilinx-cpm: Add YAML schemas for Versal CPM Root Port") Signed-off-by: Bharat Kumar Gogada <[email protected]> Reviewed-by: Michal Simek <[email protected]> Signed-off-by: Rob Herring <[email protected]> Link: https://lore.kernel.org/r/[email protected]
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions