diff options
| author | Marcel Ziswiler <[email protected]> | 2018-09-01 15:04:57 +0200 |
|---|---|---|
| committer | Thierry Reding <[email protected]> | 2018-09-26 16:50:38 +0200 |
| commit | e0cffa9a1b64099f537887712ba3802f92429675 (patch) | |
| tree | 11a0b1aef873a965d1d0f919a65ce5944bae4c8b /tools/perf/scripts/python | |
| parent | a052d2b67f00dfc6181d7dea6ff911bc7175f52a (diff) | |
ARM: tegra: apalis-tk1: reorder cpu dfll clock properties
Reorder CPU DFLL clock properties.
Signed-off-by: Marcel Ziswiler <[email protected]>
Signed-off-by: Thierry Reding <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions