diff options
| author | Jiri Pirko <[email protected]> | 2017-06-06 14:12:04 +0200 |
|---|---|---|
| committer | David S. Miller <[email protected]> | 2017-06-06 12:45:23 -0400 |
| commit | be8408e1440cbc86683e4e1c65270ad517b4274a (patch) | |
| tree | c18da9da37f5abda6d8e1d5ef52e21fb6a21a16e /tools/perf/scripts/python | |
| parent | 5a4d1fee2f844813cb2092b7a06b0e20ed9e2fa4 (diff) | |
mlxsw: pci: Fix size of trap_id field in CQE
The "trap_id" is 9bits long. So far, this was not a problem since we
used only traps with ids that fit into 8bits. But the ACL traps that are
going to be introduced use the 9th bit.
Fixes: eda6500a987a ("mlxsw: Add PCI bus implementation")
Signed-off-by: Jiri Pirko <[email protected]>
Reviewed-by: Yotam Gigi <[email protected]>
Signed-off-by: David S. Miller <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions