diff options
| author | Dmitry Osipenko <[email protected]> | 2020-12-18 15:02:44 +0300 |
|---|---|---|
| committer | Greg Kroah-Hartman <[email protected]> | 2021-01-13 11:26:34 +0100 |
| commit | a1fdd107cd0c7cf3a575c994cc2766c67b6689e0 (patch) | |
| tree | 0135199cae5ed47bc78b0ec173b2ac462ea81948 /tools/perf/scripts/python | |
| parent | a728f91bcc70dc9c7f50ac25a37806c0bbb7108b (diff) | |
usb: chipidea: tegra: Specify TX FIFO threshold in UDC SoC info
The UDC/OTG controller could be switched to a host mode and the
TXFILLTUNING register needs to be programmed properly for the host
mode. Hence specify the TX FIFO threshold in the UDC SoC info.
Acked-by: Peter Chen <[email protected]>
Signed-off-by: Dmitry Osipenko <[email protected]>
Link: https://lore.kernel.org/r/[email protected]
Signed-off-by: Greg Kroah-Hartman <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions