diff options
| author | Shawn Guo <[email protected]> | 2017-03-21 16:38:21 +0800 |
|---|---|---|
| committer | Michael Turquette <[email protected]> | 2017-04-12 18:51:29 +0200 |
| commit | 5790d801762c588c63b41fbdbdb8295cfd6036e6 (patch) | |
| tree | a10c8e3f63c2d2b96f83cace96496b095ac1cae1 /tools/perf/scripts/python | |
| parent | cf091ee994ec266e33c3a305d6fc8c5ccb1f8acd (diff) | |
clk: zte: set CLK_SET_RATE_PARENT for a few zx296718 clocks
To support VOU VGA display driver with different modes, we need to set
flag for a few clocks, so that clk_set_rate() call in VOU driver can get
VGA device desired pixel rate.
While at it, the divider between pll_vga and clk_vga gets corrected, as
it's 1:1 instead of 1:2.
Signed-off-by: Shawn Guo <[email protected]>
Reviewed-by: Jun Nie <[email protected]>
Signed-off-by: Stephen Boyd <[email protected]>
Signed-off-by: Michael Turquette <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions