diff options
| author | Thomas Gleixner <[email protected]> | 2023-05-12 23:07:01 +0200 |
|---|---|---|
| committer | Peter Zijlstra <[email protected]> | 2023-05-15 13:44:48 +0200 |
| commit | 134a12827bc59484c4d4a3ceabf178c831febbb8 (patch) | |
| tree | 6031ffdf14524672a3fcaa09575f5a99aa271818 /tools/perf/scripts/python | |
| parent | ba831b7b1a517ba7f25d6fa9736a8092d07b0c74 (diff) | |
x86/smpboot: Avoid pointless delay calibration if TSC is synchronized
When TSC is synchronized across sockets then there is no reason to
calibrate the delay for the first CPU which comes up on a socket.
Just reuse the existing calibration value.
This removes 100ms pointlessly wasted time from CPU hotplug per socket.
Signed-off-by: Thomas Gleixner <[email protected]>
Signed-off-by: Peter Zijlstra (Intel) <[email protected]>
Tested-by: Michael Kelley <[email protected]>
Tested-by: Oleksandr Natalenko <[email protected]>
Tested-by: Helge Deller <[email protected]> # parisc
Tested-by: Guilherme G. Piccoli <[email protected]> # Steam Deck
Link: https://lore.kernel.org/r/[email protected]
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions