aboutsummaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/task-analyzer.py
diff options
context:
space:
mode:
authorMatthew Auld <[email protected]>2024-03-14 16:49:06 +0000
committerMatthew Auld <[email protected]>2024-03-19 09:08:40 +0000
commit2a4172be4013990a794a6ef201c0223b63295423 (patch)
treebc79293befe5a0eaeb363423e77d5a223bf05d82 /tools/perf/scripts/python/task-analyzer.py
parentf87cf2877b16313966a98110888540cdd4c5c051 (diff)
drm/xe/display: mark DPT with XE_BO_PAGETABLE
Otherwise in the case where we use normal system memory, the CPU access will always be cached, like when filling the DPT PTEs, which is likely not what we want since HW access could be incoherent on platforms like LNL. Marking as XE_BO_PAGETABLE will force wc/uc underneath on such platforms. Signed-off-by: Matthew Auld <[email protected]> Cc: Juha-Pekka Heikkila <[email protected]> Reviewed-by: Lucas De Marchi <[email protected]> Reviewed-by: Juha-Pekka Heikkila <[email protected]> Link: https://patchwork.freedesktop.org/patch/msgid/[email protected]
Diffstat (limited to 'tools/perf/scripts/python/task-analyzer.py')
0 files changed, 0 insertions, 0 deletions