diff options
| author | Vandita Kulkarni <[email protected]> | 2019-12-10 12:50:59 +0200 |
|---|---|---|
| committer | Jani Nikula <[email protected]> | 2019-12-11 08:19:49 +0200 |
| commit | c2bb35e99f4b426efdd28011655bd67ca86749b5 (patch) | |
| tree | 6ca414701dd8028b834baf3a3d0efc6d7b06d01b /tools/perf/scripts/python/syscall-counts.py | |
| parent | 53693f02d80e0a909e76c2a25f8aac8515f959db (diff) | |
drm/i915/dsi: Fix state mismatch warns for horizontal timings with DSC
When DSC is enabled consider the compression ratio that was used during
horizontal timing calculations.
This may still lead to warns due to rounding errors in the round-trip.
v2 by Jani:
- rebase on top of the more generic dsc state readout
Signed-off-by: Vandita Kulkarni <[email protected]>
Signed-off-by: Jani Nikula <[email protected]>
Link: https://patchwork.freedesktop.org/patch/msgid/c2481aaf67ea396aa4698cd2d8e23d19ec4f4ecf.1575974743.git.jani.nikula@intel.com
Diffstat (limited to 'tools/perf/scripts/python/syscall-counts.py')
0 files changed, 0 insertions, 0 deletions