diff options
| author | Leonid Yegoshin <[email protected]> | 2013-12-16 12:06:55 +0000 |
|---|---|---|
| committer | Ralf Baechle <[email protected]> | 2014-03-26 23:09:18 +0100 |
| commit | 6ebda44f366478d1eea180d93154e7d97b591f50 (patch) | |
| tree | 88a32637a7ad46a690692a3603b369c4f9485515 /tools/perf/scripts/python/syscall-counts.py | |
| parent | de8974e3f76c00231cf6839797b4766d5a926ca3 (diff) | |
MIPS: kernel: {ftrace,kgdb}: Set correct address limit for cache flushes
When flushing the icache, make sure the address limit is correct
so the appropriate 'cache' instruction will be used. This has no
impact on cores operating in non-eva mode. However, when EVA is
enabled, we ensure that 'cache' will be used instead of 'cachee'.
Signed-off-by: Leonid Yegoshin <[email protected]>
Signed-off-by: Markos Chandras <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/syscall-counts.py')
0 files changed, 0 insertions, 0 deletions