aboutsummaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/syscall-counts.py
diff options
context:
space:
mode:
authorBen Widawsky <[email protected]>2014-04-18 18:04:27 -0300
committerDaniel Vetter <[email protected]>2014-05-05 09:09:22 +0200
commit63c42e56e2039619c6a86785829efed8f12b1bd8 (patch)
treebfdfaf51a1e2fd6a0e1a2b2e25f5c3b8f62c24d2 /tools/perf/scripts/python/syscall-counts.py
parentf033579f7759bfb34c082aacbd19a830f1e587cc (diff)
drm/i915/bdw: Add WT caching ability
I don't have any insight on what parts can do what. The docs do seem to suggest WT caching works in at least the same manner as it does on Haswell. The addr = 0 is to shut up GCC: drivers/gpu/drm/i915/i915_gem_gtt.c:80:7: warning: 'addr' may be used uninitialized in this function [-Wmaybe-uninitialized] Signed-off-by: Ben Widawsky <[email protected]> Signed-off-by: Rodrigo Vivi <[email protected]> Reviewed-by: Brad Volkin <[email protected]> Signed-off-by: Daniel Vetter <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/syscall-counts.py')
0 files changed, 0 insertions, 0 deletions