aboutsummaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/syscall-counts.py
diff options
context:
space:
mode:
authorManasi Navare <[email protected]>2018-03-28 14:58:03 -0700
committerPaulo Zanoni <[email protected]>2018-04-30 16:16:17 -0700
commit36cf89f53b0ccdbd6bdaedfe1435a574609f0de5 (patch)
tree700f24b4e485dbe2f56890a31baaeb4f6d8644ab /tools/perf/scripts/python/syscall-counts.py
parentfb5c8e9d4350cb20eba1d692213d9efbb7298256 (diff)
drm/i915/icl: Fix the DP Max Voltage for ICL
On clock recovery this function is called to find out the max voltage swing level that we could go. However gen 9 functions use the old buffer translation tables to figure that out. ICL uses different set of tables for eDP and DP for both Combo and MG PHY ports. This patch adds the hook for ICL for getting this information from appropriate buf trans tables. v5 (from Paulo): * New rebase after changes to earlier patches. v4: * Rebase. v3: * Follow the coding conventions here (https://cgit.freedesktop.org/drm-intel/tree/Documentation/process/codin g-style.rst#n191) (Paulo) v2: * Rebase after patch that adds voltage check inside buf trans function (Rodrigo) Cc: Rodrigo Vivi <[email protected]> Cc: Paulo Zanoni <[email protected]> Reviewed-by: Rodrigo Vivi <[email protected]> Signed-off-by: Manasi Navare <[email protected]> Signed-off-by: Paulo Zanoni <[email protected]> Link: https://patchwork.freedesktop.org/patch/msgid/[email protected]
Diffstat (limited to 'tools/perf/scripts/python/syscall-counts.py')
0 files changed, 0 insertions, 0 deletions