diff options
author | Sean Christopherson <[email protected]> | 2023-01-07 01:10:21 +0000 |
---|---|---|
committer | Sean Christopherson <[email protected]> | 2023-01-24 10:04:34 -0800 |
commit | ab52be1b310bcb39e6745d34a8f0e8475d67381a (patch) | |
tree | 4db411f2d1923f5f92720aa5116bb1b091b45445 /tools/perf/scripts/python/stackcollapse.py | |
parent | ba5838abb05334e4abfdff1490585c7f365e0424 (diff) |
KVM: x86: Inject #GP on x2APIC WRMSR that sets reserved bits 63:32
Reject attempts to set bits 63:32 for 32-bit x2APIC registers, i.e. all
x2APIC registers except ICR. Per Intel's SDM:
Non-zero writes (by WRMSR instruction) to reserved bits to these
registers will raise a general protection fault exception
Opportunistically fix a typo in a nearby comment.
Reported-by: Marc Orr <[email protected]>
Cc: [email protected]
Reviewed-by: Maxim Levitsky <[email protected]>
Link: https://lore.kernel.org/r/[email protected]
Signed-off-by: Sean Christopherson <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/stackcollapse.py')
0 files changed, 0 insertions, 0 deletions