diff options
| author | Jyri Sarha <[email protected]> | 2015-12-09 12:16:11 +0200 |
|---|---|---|
| committer | Jyri Sarha <[email protected]> | 2016-02-25 16:39:42 +0200 |
| commit | 947df7e3f019bba902a55485635060e5970fb9a2 (patch) | |
| tree | c0c74a819d911fb676169998326a534fe7a66094 /tools/perf/scripts/python/stackcollapse.py | |
| parent | 2b3a8cd71c2b830164df5de07e4ddebe0faa58f5 (diff) | |
drm/tilcdc: Fix interrupt enable/disable code for version 2 tilcdc
Fix interrupt enable/disable code for version 2 tilcdc. In version 2
tilcdc there is a separate register for disabling interrupts. Writing
0 to enable registers bits does not have any effect. The interrupt
clear register works the same way, writing 1 to specific bit disables
the interrupt and writing 0 does not have any effect.
The "bug" that is fixed here does not really do any harm since the
interrupts are enabled only once in the power up and disabled before
power down.
Signed-off-by: Jyri Sarha <[email protected]>
Reviewed-by: Tomi Valkeinen <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/stackcollapse.py')
0 files changed, 0 insertions, 0 deletions