diff options
| author | Alex Deucher <[email protected]> | 2024-09-12 13:08:12 -0400 |
|---|---|---|
| committer | Alex Deucher <[email protected]> | 2024-09-18 16:15:06 -0400 |
| commit | 797fb1533315571ff9e55e80154f48cd47f3dbe5 (patch) | |
| tree | c4714b2c8e4319e1836efab5b85fe2aac6098e9a /tools/perf/scripts/python/stackcollapse.py | |
| parent | 03b5038c0ad069380fab7e251d2bf3f1540d20f4 (diff) | |
drm/amdgpu/gfx9.4.3: set additional bits on MEC halt
Need to set the pipe reset and cache invalidation bits
on halt otherwise we can get stale state if the CP firmware
changes (e.g., on module unload and reload).
Tested-by: Amber Lin <[email protected]>
Reviewed-by: Amber Lin <[email protected]>
Signed-off-by: Alex Deucher <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/stackcollapse.py')
0 files changed, 0 insertions, 0 deletions