aboutsummaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/stackcollapse.py
diff options
context:
space:
mode:
authorAdam Ford <[email protected]>2024-09-14 06:27:45 -0500
committerVinod Koul <[email protected]>2024-10-17 18:43:35 +0530
commit4a5a9e2577d61a4ee3e9788e0c2b0c1cbc5ba7b3 (patch)
tree44bbad77b901ef72c64fc1f9f476105d8c750dfa /tools/perf/scripts/python/stackcollapse.py
parent3d7de6e870ece5a32153382df9df6fb87613335e (diff)
phy: freescale: fsl-samsung-hdmi: Replace register defines with macro
There are 47 registers defined as PHY_REG_xx were xx goes from 00 to 47. Simplify this by replacing them all with a macro which is passed the register number to return the proper register offset. Signed-off-by: Adam Ford <[email protected]> Reviewed-by: Marco Felsch <[email protected]> Reviewed-by: Frieder Schrempf <[email protected]> Tested-by: Frieder Schrempf <[email protected]> Reviewed-by: Dominique Martinet <[email protected]> Tested-by: Dominique Martinet <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Vinod Koul <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/stackcollapse.py')
0 files changed, 0 insertions, 0 deletions