diff options
| author | Lad Prabhakar <[email protected]> | 2024-07-30 13:24:35 +0100 |
|---|---|---|
| committer | Geert Uytterhoeven <[email protected]> | 2024-08-23 15:43:27 +0200 |
| commit | 45afa9eacb59b258d2e53c7f63430ea1e8344803 (patch) | |
| tree | 0845f7a0832c6014561e2de600ede39529d9fd92 /tools/perf/scripts/python/stackcollapse.py | |
| parent | ab39547f739236e7f16b8b0a51fdca95cc9cadd3 (diff) | |
arm64: dts: renesas: r9a07g054: Correct GICD and GICR sizes
The RZ/V2L SoC is equipped with the GIC-600. The GICD is 64KiB + 64KiB
for the MBI alias (in total 128KiB), and the GICR is 128KiB per CPU.
Fixes: 7c2b8198f4f32 ("arm64: dts: renesas: Add initial DTSI for RZ/V2L SoC")
Signed-off-by: Lad Prabhakar <[email protected]>
Link: https://lore.kernel.org/[email protected]
Signed-off-by: Geert Uytterhoeven <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/stackcollapse.py')
0 files changed, 0 insertions, 0 deletions