diff options
| author | Paulo Zanoni <[email protected]> | 2018-02-06 17:33:46 -0200 |
|---|---|---|
| committer | Paulo Zanoni <[email protected]> | 2018-02-13 10:16:04 -0200 |
| commit | 186a277e317a14dcba5a2d709f2fbd8c078dfa6f (patch) | |
| tree | 99fadebdcef48833e917488745a41ef7edaf3095 /tools/perf/scripts/python/stackcollapse.py | |
| parent | 62d4a5e149552ef1f1757197652ae7be4fc9f3a3 (diff) | |
drm/i915/icl: add the main CDCLK functions
This commit adds the basic CDCLK functions, but it's still missing
pieces of the display initialization sequence.
v2:
- Implement the voltage levels.
- Rebase.
v3:
- Adjust to the new "bypass" clock (Imre).
- Call intel_dump_cdclk_state() too.
- Rename a variable to avoid confusion.
- Simplify the DVFS part.
v4:
- Remove wrong bit definition (James).
- Also drive-by fix the coding style for the register definition we
touched.
v5:
- Comment style (checkpatch).
Cc: James Ausmus <[email protected]>
Cc: Imre Deak <[email protected]>
Reviewed-by: James Ausmus <[email protected]>
Signed-off-by: Paulo Zanoni <[email protected]>
Link: https://patchwork.freedesktop.org/patch/msgid/[email protected]
Diffstat (limited to 'tools/perf/scripts/python/stackcollapse.py')
0 files changed, 0 insertions, 0 deletions