aboutsummaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/mem-phys-addr.py
diff options
context:
space:
mode:
authorAndrew Davis <[email protected]>2022-10-28 09:24:15 -0500
committerNishanth Menon <[email protected]>2022-11-03 21:46:01 -0500
commit7ff8432c272e3556461b7c9daad8156ae446e812 (patch)
tree802a38804383b4b8af34439db229c42b40ade030 /tools/perf/scripts/python/mem-phys-addr.py
parentb08bf4a5c0ed0a6b8472ca78ccf416d73d2609aa (diff)
arm64: dts: ti: k3-am65: Enable PCIe nodes at the board level
PCIe nodes defined in the top-level AM65x SoC dtsi files are incomplete and will not be functional unless they are extended with a SerDes PHY. And usually only one of the two modes can be used at a time as they share a SerDes link. As the PHY and mode is only known at the board integration level, these nodes should only be enabled when provided with this information. Disable the PCIe nodes in the dtsi files and only enable the ones that are actually pinned out on a given board. Signed-off-by: Andrew Davis <[email protected]> Signed-off-by: Nishanth Menon <[email protected]> Tested-by: Jan Kiszka <[email protected]> Reviewed-by: Bryan Brattlof <[email protected]> Link: https://lore.kernel.org/r/[email protected]
Diffstat (limited to 'tools/perf/scripts/python/mem-phys-addr.py')
0 files changed, 0 insertions, 0 deletions