diff options
| author | Qiuxu Zhuo <[email protected]> | 2020-11-17 20:49:53 +0800 |
|---|---|---|
| committer | Tony Luck <[email protected]> | 2020-11-19 12:57:26 -0800 |
| commit | 479f58dda25bb46daeb937f124718e8b4aea6781 (patch) | |
| tree | 0758d1cde52a57ffd48e5b9909767973a55beb56 /tools/perf/scripts/python/mem-phys-addr.py | |
| parent | bc1c99a5971aa7571e8b9731c28fa32abe12cab8 (diff) | |
EDAC/i10nm: Add Intel Sapphire Rapids server support
The Sapphire Rapids CPU model shares the same memory controller
architecture with Ice Lake server. There are some configurations
different from Ice Lake server as below:
- The device ID for configuration agent.
- The size for per channel memory-mapped I/O.
- The DDR5 memory support.
So add the above configurations and the Sapphire Rapids CPU model
ID for EDAC support.
Signed-off-by: Qiuxu Zhuo <[email protected]>
Signed-off-by: Tony Luck <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/mem-phys-addr.py')
0 files changed, 0 insertions, 0 deletions