diff options
| author | Tao Zhang <[email protected]> | 2023-09-28 14:29:43 +0800 |
|---|---|---|
| committer | Suzuki K Poulose <[email protected]> | 2023-11-16 11:35:33 +0000 |
| commit | a8138a9445e6d159138b7e574dc5ee7cbcc2f06a (patch) | |
| tree | 042ba66497ee8b282bb3e6ee7204a42b7ec3bf50 /tools/perf/scripts/python/intel-pt-events.py | |
| parent | f376caf25f79965ab140b7a297cb4a5bb0c89523 (diff) | |
coresight-tpdm: Add nodes to configure pattern match output
Add nodes to configure trigger pattern and trigger pattern mask.
Each DSB subunit TPDM has maximum of n(n<7) XPR registers to
configure trigger pattern match output. Eight 32 bit registers
providing DSB interface trigger output pattern match comparison.
And each DSB subunit TPDM has maximum of m(m<7) XPMR registers to
configure trigger pattern mask match output. Eight 32 bit
registers providing DSB interface trigger output pattern match
mask.
Signed-off-by: Tao Zhang <[email protected]>
Signed-off-by: Suzuki K Poulose <[email protected]>
Link: https://lore.kernel.org/r/[email protected]
Diffstat (limited to 'tools/perf/scripts/python/intel-pt-events.py')
0 files changed, 0 insertions, 0 deletions