aboutsummaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/flamegraph.py
diff options
context:
space:
mode:
authorVille Syrjälä <[email protected]>2023-02-14 00:52:57 +0200
committerVille Syrjälä <[email protected]>2023-02-20 23:25:30 +0200
commit1552dd6ef99fb54479afdd2fb84473b9655cad3c (patch)
treeabcd189377c49532964838b37358a00de7f4a75f /tools/perf/scripts/python/flamegraph.py
parent2846cf3fdb8b500e374efdcad3134633dcc5ce60 (diff)
drm/i915: Sprinkle some FIXMEs about TGL+ DSI transcoder timing mess
The DSI code has some local hacks to program TRANS_VBLANK on TGL+ (ICL DSI transcoders didn't have this register). That will not work when we need to start using the delayed vblank (for DSB purposes). Too lazy to figure out what the is going on there, so just sprinkle FIXMEs in the hopes someone else will spot them eventually. v2: Only TRANS_{HBLANK,SET_CONTEXT_LATENCY} still no not exist for DSI transcoders, only TRANS_VBLANK Signed-off-by: Ville Syrjälä <[email protected]> Link: https://patchwork.freedesktop.org/patch/msgid/[email protected] Acked-by: Jani Nikula <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/flamegraph.py')
0 files changed, 0 insertions, 0 deletions