diff options
author | Marc Zyngier <maz@kernel.org> | 2020-12-31 11:39:01 +0000 |
---|---|---|
committer | Marc Zyngier <maz@kernel.org> | 2021-02-03 10:59:26 +0000 |
commit | 99b6a4013fe9331e462ccad351a8ac7a2cb330d6 (patch) | |
tree | 122d2304249369e6f7262973507475d2395a81db /tools/perf/scripts/python/failed-syscalls-by-pid.py | |
parent | cb95914685ca6514da9a1592b19255fe679557eb (diff) |
KVM: arm64: Add handling of AArch32 PCMEID{2,3} PMUv3 registers
Despite advertising support for AArch32 PMUv3p1, we fail to handle
the PMCEID{2,3} registers, which conveniently alias with the top
bits of PMCEID{0,1}_EL1.
Implement these registers with the usual AA32(HI/LO) aliasing
mechanism.
Reviewed-by: Eric Auger <eric.auger@redhat.com>
Signed-off-by: Marc Zyngier <maz@kernel.org>
Diffstat (limited to 'tools/perf/scripts/python/failed-syscalls-by-pid.py')
0 files changed, 0 insertions, 0 deletions