diff options
| author | Josua Mayer <[email protected]> | 2022-05-17 11:54:29 +0300 |
|---|---|---|
| committer | Jakub Kicinski <[email protected]> | 2022-05-18 19:58:20 -0700 |
| commit | 1f77204e11f8b9e5d77d65197a03b702c50ea29b (patch) | |
| tree | c262afb6d290d0059575abe32ee2d9f784233071 /tools/perf/scripts/python/failed-syscalls-by-pid.py | |
| parent | a3641ca416a3da7cbeae5bcf1fc26ba9797a1438 (diff) | |
dt-bindings: net: adin: document phy clock output properties
The ADIN1300 supports generating certain clocks on its GP_CLK pin, as
well as providing the reference clock on CLK25_REF.
Add DT properties to configure both pins.
Technically the phy also supports a recovered 125MHz clock for
synchronous ethernet. However SyncE should be configured dynamically at
runtime, so it is explicitly omitted in this binding.
Signed-off-by: Josua Mayer <[email protected]>
Reviewed-by: Krzysztof Kozlowski <[email protected]>
Signed-off-by: Jakub Kicinski <[email protected]>
Diffstat (limited to 'tools/perf/scripts/python/failed-syscalls-by-pid.py')
0 files changed, 0 insertions, 0 deletions